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1.0 INTRODUCTION
 
Analog charge transfer devices (CTD'sj offer unique
 
advantages to signal processing systems, which often have large
 
development costs, making it desirable to define those devices
 
which can be developed for general system's use. Such devices
 
are best identified and developed early to give system's designers
 
some interchangeable subsystem blocks, not requiring additional
 
individual development for each new signal processing system.
 
The objective of this work is to describe a discrete analog signal
 
processing device with a reasonably broad system use and to imple­
ment its design, fabrication, and testing.
 
The "Operational Sampled Analog Processor" LOP-SAP) was
 
selected (1 ) as the broadly attractive, general purpose vehicle
 
and is functionally illustrated in Figure 1. Two sets of ANALOG
 
data are presented to parallel analog delay means with the output
 
taken as the sum of the true four-quadrant products. If one set
 
of analog data are shifted by the other set of data, the resulting
 
sequence of computations may be regarded as a discrete convolution
 
function for relative motion in one direction; while relative
 
motion in the other direction gives either a cross-correlation
 
function for different sets of analog data or an autocorrelation
 
function when the same data set is used in both channels. Trans­
versal filters are a further example of a sequence of computations
 
like that shown in Figure 1.
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Figure 1 A CTD OP-SAP 
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Any device capable of the preceding correlation/convolu­
tion functions is also capable of amore limited class of applications
 
which may be called analog matrix arithmetic. An example is the
 
analog vector-dot product in which there is one only ONE sum
 
computation with the pairing of analog values to be multiplied
 
together strictly specified before the two data sets are entered
 
into the CTD OP-SAP. Consequently, the motion of one set of analog
 
samples relative to the otherisinconsequential for this limited
 
subset of applications. Thus, although of academic interest for
 
the sake of completeness, any analog matrix arithmetic device
 
limited by its inability to move one set of analog samples relative
 
to the other will not be given detailed consideration here because
 
it fails to meet the objective of a broadly useable analog signal
 
processing item. A further restriction on the present investigation
 
of CTD correlation techniques is the format of the input data:
 
both sets of data are purely analog in contrast to binary coded
 
analog for one of the data sets.
 
Within the boundaries prescribed by the above guidelines,
 
all the essential constituents of a monolithic CTD analog-analog
 
correlator/convolver chip have been investigated and designed on
 
the basis of both experimental and computer model data with most
 
of those elements subsequently incorporated into a hybrid model
 
demonstrating the accuracy and feasibility of the preceding mono­
lithic design effort. After the basic elements of the device are
 
described, two attractive concepts for the bias of the multipliers
 
are presented. Discussed next are some sources of deviations from
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true analog-analog multiplication, such as harmonic distortion
 
and direct feedthrough of the input signals due to unbalances
 
from array threshold nonuniformities, as well as corrective
 
measures to reduce the problems.- Computer models i~flus­
trate the design technique based on the desired fabrication process
 
and performance specifications including some broadly limiting
 
formulas relating performance to fabrication and operation para­
meters. These formulas are tested against other published performanc
 
data after a description of the previously delivered hardware.
 
The summary and conclusions follow additional information on
 
fixed pattern noise and multiplexing of analog-analog correlators.
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2.0 	 ELEMENTS OF THE DEVICE
 
The basic device elements shown in Figure 1 are of two
 
types: an array of multiplying means disposed between two
 
analog delay means. Since substantial effort has previously
 
been 	devoted to the needed analog delay means, only a brief
 
comparison of the various attractive possibilities is now presented.
 
2.1 	Analog Delay Lines With Independent Parallel Nondestructive
 
Readout (NDRO)
 
A technique for NDRO in charge transfer devices is to
 
sense the displacement of majority carrier charge which occurs when
 
miniority carriers in a CCD move beneath a floating CCD electrode.
 
Figure 2 illustrates the use of a floating clock electrode technique
 
to convert the signal charge qs to a voltage vG on the gate of a MOS
 
electrometer amplifier:
 
0 C (C C
s
 
G Cs(C 0+ CG ) + Co CG
° 

where CG is the external capacitance associated with the reset switch
 
QI' parasitic interelectrode capacitance, and gate capacitance of Q2.
 
Thus, considerable loading effects are present at each tap position
 
in addition to anonlinearity which results from charge sharing between
 
Cs and the other capacitances. The minority carrier charge qs is not
 
disturbed, however, and the signal results from a redistribution of
 
charge originating in the clock electrode drive circuitry. Such a
 
technique is employed in the split-electrode type of CCD structures,
 
5
 
SIGNAL I C0
CO
CHARGE I 
q S 2qsCHANNEL 
SV 
0 (OUTPUT 
VOLTAGE)-VGG (,
 
v0 
75,1085-VA-i-1 
Figure 2 Floating Clock Electrode Sensor Tap 
Circuit for NDRO of Analog Signals 
in a CCD Delay Line 
A reset switch is employed in the tap circuitry of Figure 2 
in order
 
to avoid long-term drift effects associated with avalanche injection
 
charging of the floating electrode.
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2.2 Multiplying Elements
 
Of the various schemes to achieve electrical analog ;multiplica
 
tion, only three merit serious consideration for integration with CTD
 
analog delay lines: MOSFET triodes, difference of squares using
 
MOSFET pentodes, and a combined MOSFET/bipolar log-add-antilog approach.
 
The bipolar transconductance multiplier is analogous to the MOSFET
 
triode, but is much more sensitive to small voltages than MOSFET's,
 
thereby leading to a potential compatibility problem. The multipliers
 
are described in reverse order, leading up to the MOSFET triode which
 
has been used in all published implementations2,3,4 to date.
 
2.2.1. 	Analog Multiplication with Logarithmic Diodes, Addition,
 
Antilog-Transistor
 
The characteristic of a ]unction diode is given approximately
 
as AV
 
ID I s e D()
 
where ID is the dc diode current, VD is the dc voltage across the
 
diode, Is is the saturation current, A is a constant equal to 8.6VT 1
 
at 27 C. This equation can be rewritten as
 
If two currents IDl and ID2 are fed through two separate diodes,
 
the two voltages VDl, VD2 across the respective diodes can be added
 
VDl +VD	 2 [n (IDlID2/I 2 (3)
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Note that the sum of the voltages is proportional to the log­
arithm of the product IDlI D2' Thus, if we impress this sum across
 
tie base-emitter junction of a transistor the collector current will
 
be proportional to the prbduct IDlI D2' because the collector current
 
of a transistor is given as
 
e AVBE = I e A(VD1 + VD2) (4)Ic cs cs
 
where Ics is a constant and VBE is the dc base-emitter voltage which
 
is now equal to VDl + VD 2 . A circuit for implementing this logarith­
mic addition is shown in Figure 8a. The two currents are in opposite
 
polarity. If the common point between the two diodes is grounded,
 
then the emitter of the multiplying transistor Q should not be grounded
 
to avoid short-circuiting the lower diode D2. A current mirror consis­
ting of Q2 Q3 Q4 Q5 may be used to provide a high impedance return path
 
for the emitter of QI"
 
This circuit has some shortcomings. First, the base-emitter
 
voltage, being equal to the sum of the two diode voltages, would cause
 
an excessively.large collector current to flow if the device sizes of
 
the transistor and the diodes are comparable. From equations (3) and
 
(4), one can derive the collector current
 
I I I
IC= Dl D2 cs (5) 
1 2I 
If the areas and the doping concentrations of the 3unctions of the
 
diodes and the transistor are comparable, then the IC would be orders
 
of magnitude larger than I and ID2.
 
IC IDlI D2 (6)
 
8S
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Figure 3 Various "Log-Add-Antilog" Multiplying Circuits 
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Since the saturation current Is is usually much smaller than the
 
operating current ID' the collector current can be enormous. The
 
foregoing problem can be solved by using two base-emitter junctions
 
across the two diodes, such as the Darlington pair, (Ql' Q1 ) as
 
shown in Figure 3b. However, the collector currents of the two
 
transistors differ by a factor of 8, the current gain; the respective
 
base-emitter voltages are:
 
VBEl = 1 Zn 	IC/ (7) 
ICs 
VBEI' = -Z n--
V ' 	 1 IC (8) 
A ICs 
Equating equations (7) and (8) with equation (3)
 
C I s II 2/0 	 (9)
 
Thus, the output current is proportional to the square root of the
 
product of the diode currents. For linear multiplication, we should
 
make the diode current proportional to the squareofthe multiplicand.
 
Furthermore, the signal from the nondestructive readout of a CTD
 
should preferably be applied to the gate of a MOS transistor. Thus,
 
a MOS transistor, operating in the current saturation (pentode) region
 
with a square-law characteristic, can be utilized to furnish both the
 
buffering and the squaring function.
 
The buffered multiplier circuit is shown in Figure 3c. Note
 
that complementary MOS transistors are used to let the drain current
 
flow into the diode in the proper direction. The dc potentials of
 
the gates are at ground to ensure pentode operation, so long as the
 
10
 
MOS transistors are enhancement-mode devices.
 
Another scheme for accomplishing the same purpose is to use
 
a pair of complementary bipolar transistors as shown in Figure 3d.
 
The output current is then
 
I / 0(l D2) (10) 
In either Figure 3b or Figure 3d, it is desirable to make
 
the base current much smaller than the diode currents. Any base
 
current would detract from the diode current and cause deviation
 
from the ideal logarithmic relationship. For this reason, it is
 
desirable to have a high current gain in at least one of the transis­
tors.
 
In practice, this technique involves both fabrication and per­
formance problems. The manufacturing sequence.must simultaneously
 
yield acceptable quality devices of all of the following: CCD's,
 
complementary MOS transistors, and complementary bipolar transistors
 
(with the required high current gain) is hardly a well developed or
 
widely used process. Overlooking such fabrication difficulties, one
 
then encounters the functional problems: In Figure 3c, the voltages
 
(Vx, Vy) from the CCD include not only the ac signals (xy)but also
 
biases (Xo,Y ) representative of the zero-signal reference level.
 
Thus, the instantaneous output from the circuit of Figure 3c may be
 
written as
 
Z 2 = (Xo + x) (Y ±y) (11) 
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To obtain the finally desired result, one must similarly generate
 
and combine three more products:
 
xy = Z4 - Z3 + Z2 - Z1 (12) 
where
 
Z4 = (X0o ) (YO), Z3 =(X ° + x)(Yo), Z = (Xo(Yo + y) 
To perform the electrical function of equation (12) simultaneously
 
would require replicating the complete circuit of Figure 3c four times
 
with the CMOS FET's of one such replication IDENTICALLY (not nominally).
 
matched for all four replications so as to guarantee that the four
 
separate sets of (Xo, Yo) will truly be equal and cancel. That is,
 
each such simulataneous four-quadrant multiplier would need the
 
following sets of perfectly matched devices: 4 PMOST pentodes, 4
 
NMOST pentodes, 4 high-8 NPN transistors with matched diodes and
 
-independent accessible nodes.
 
Another aspect of a correlator device based on the multiplying
 
element of Figure 3c is the operation of the two analog delay lines
 
with their respective non-destructive readout. For both the CMOST
 
pentode buffers, Ml and M2, both their sources and drains are connected
 
to low impedance nodes (practically ac virtual grounds) so that
 
interaction from the multiplier through the buffer back into the analog
 
delay line is negligible. But the desired pentode squaring action
 
suggests that Vx be biased above ground while Vy be biased below ground,
 
thereby precluding the operation of both delay lines with comparable
 
biases and clock levels. In conclusion, however, the necessarily more
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complicated fabrication sequence to obtain fully accessible, high-S
 
complementary bipolar transistors as well as CMOST's is a powerful
 
argument against substantial further consideration of the "log-add­
antilog" type multiplying element at this time.
 
2.2.2 	 Analog Multiplication by Pentode Difference of Squares
 
This multiplier utilizes the square-law characteristic of an
 
MOS transistor operating in current saturation (pentode) region.
 
The drain current is given as:
 
ID = K(VGs-V T )2 (13)
 
If VGS 	is made equal to (V + A + B) for one transistor:
 
D2= K2(Vo+A+B-VT2 )2 	 C14)
 
If related signals are similarly applied to MOSFET pentode gates,
 
we find
 
ID3K3(V0 +A-VT3)2
 IDIKl(-V0 + B -VTl) 2 

4)2
ID4 = K4 (V0 - VT	 C15) 
If four perfectly matched devices are used, (or,as we shall see
 
later, if the tour voltages are sequenced onto the same MOSFET pentode)
 
so that
 
Kl = K2 = K3 = K4 = and VTI = VT2 = VT3 = VT4 	 (16)
 
the four contributions may be combined exactly as in equation (2-12)
 
to give
 
2K - A - B = 
ID4 ID3+ID2IDl 
 (17)
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The simplicity of this technique is overwhelmingly attractive
 
from almost every aspect MOS fabrication of a single carrier type
 
is well developed and not complicated. It would be difficult to
 
reduce the transistor count to less than a single MOSFET pentode.
 
MOSFET pentodes with lightly doped bodies can perform squaring
 
efficiently. Ac virtual grounds at both source and drain of the
 
pentode eliminate feedback from the multiplier to the CCD with no ad­
ditional buffering. And finally, pentode squaring can be achieved
 
over a fairly large range of biases. The principal limitation is
 
implied in equation (14) which shows that the two independent quanti­
ties to be multiplied must be ADDED (or subtracted) in order to
 
enable the multiply operation. This means that a sum of products such
 
as N
 
Z = 7, AK BK
 
K=l (18) 
may easily be obtained by this technique PROVIDED the sets (AK) and 
(BK) are fixed relative to each other since each (A , BK ) are mixed 
together by addition or subtraction prior to application to the 
MOSFET pentode gate. Consequently, a single pentode squarer does
 
not allow the relative motion of one data set relative to the other
 
as needed to generate such FUNCTIONS as correlation or convolution.
 
This functional deficiency may be overcome by the use of a
 
second complementary MOSFET pentode in series as shown in Figure 4,
 
and connected to the two independent data delay lines as indicated.
 
The drain current is proportional to the square of the sum of the
 
two gate voltages, provided that the two transistors are in current
 
saturation as follows.
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77-0321 VA-20 
Figure 4 	The CMOS Pentode "Difference of
 
Squares" Multiplier
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When two signals are applied to the gates of two series CMOS
 
transistors, the current must be the same. If the transistors are
 
in 	current saturation, the current varies as the square of the gate
 
to 	source voltage. Thus, for two complementary, but not symmetrical
 
transistors, with a ratio m for their values of K, we can represent
 
and equate the drain currents as
 
VII	 ) 2  K (VI - VS 2 = K m (VS -	 (19) 
The solution for the common source voltage is
 
V 	 + m V1I 
1 + m (20) 
and the current is
 
K m (VI - VII 
) 2 
ID = I ID1 + m 	 (21)
 
Note thattedraincurrentremains proportional to the square of input voltage
 
difference, so long as body effect can be ignored.
 
This last limitation, however, is quite serious. For conven­
tional CMOS, where the doping of the PMOST bodies is about 1 x 1015
 
while that of the NMOST bodies is near 4 x 10 16 , the NMOST body effect
 
completely destroys the desired squaring action. Fortunately, the
 
NMOST body effect can be completely eliminated by connecting each
 
NMOST source to its respective body. The multiplying element of Figure
 
4 does indeed need a buffered interface from the two independent CCD
 
analog delay lines. Since complementary source-follower action is
 
occurring, this multiplying element can introduce interaction between
 
the two independent data sets unless buffers are used to isolate the
 
gates from the delay line taps. Furthermore, such buffers must be
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able to provide the two independent ac signals with adequate bias
 
separation to allow for the sum of the two threshold voltages plus
 
the residual PMOST body effect plus the maximum signal excursion.
 
Such buffers are described in more detail in connection with 
their design for the triode multiplier, but we take the flberty of 
including some of the results here that are relevant to this CMOS, 
two-pentode, difference of squares multiplier. With both CCD delay 
line outputs at basically the same dc bias, an NMOS source follower 
shifts one signal in the negative direction. This NMOS buffer uses 
a 7 - to 10 - volt bias and needs only 18 pamps to give better than 
1-MHz bandwidth for a power consumption of 180 p watts. A depletion­
mode PMOS source-follower using a 5-volt supply and drawing 20 amps 
for a power of 100p watts also gives a I-MHz bandwidth for the other 
analog signal buffer. The resultant dc separation between the two
 
signals is increased form zero to 4.5 volts. The circuit of Figure 4
 
was computer simulated with these results n mind. The circuit model
 
with its operational listing are given in Figure 5, while the resul­
tant dc operating points and the output Fourier analysis are shown in
 
Figure 6. Equations (14) through (17) determined the circuit model with
 
the sequencing of different signals through the series pentode pair
 
(as in equation (16) replaced by the simultaneous or parallel arrange­
ment shown. The spectral analysis of Figure 11 indicates a complete
 
error rejection in excess of 50 dB. Increasing device sizes somewhat
 
to assure a safer bias margin gives extrapolated values like l0p amps
 
from a 10-volt supply..
 
Thus, a 1-MHz CTD/CMOS difference of squares multiplying element
 
element with about 50 dB error rejection would need C180 + 100 + 100)p
 
watts = 0.38 mwatts, and requires only 6 MOSFETs including buffers.
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Figure 5 Square Law Complementary MOS Correlator
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SOUARE LAW COMPLEMENTARY MOS CORRELATOR ISLCMC-3-9) 
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14 .149-10 .1297-09 .129G-09 24 .0645 -6.6051 
15 .2333-10 .137C-09 .1396-09 25.9230 -2.82CE 
16 ,1009-10 .1374-09 .1378-09 25.5891 -4.1990 
17 .179-10 .13E4-09 *1366-C! 25.3608 -7.5292 
RUN TIME 5.000 SZCONDS
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Figure 6 Results of CMOS Square Law
 
Correlator
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Furthermore, the pentode squaring action does not require
 
extremely critical biases or balancing which we will find to be a
 
serious problem with triode multipliers. On-chip, monolithic
 
signal-summation from the drain of pentodes (like current sources)
 
is significantly easier than summing currents in an on-chip voltage
 
-controlled ac-virtual-ground node. The implementation of the needed
 
sequencing and an attractive block diagram to perform the above
 
multiplicationwill be presented in a later section.
 
Although the preceding description appears extremely attractive,
 
two potential problem areas have been submerged therein. First f in
 
Figure 5, one notes the doping levels used for the CMOS fabrication:
 
14 -3Starting material of 5X10 cm with the complementary isolation tubs
 
15 -3
 
implanted and driven to give a value of 5X10 cn . Such very light 
doping seems to be the only way to achieve the needed pentode squaring 
by the NMOST devices because typical levels of 4X101cm give very 
poor pentode squaring. Secondly is the difficulty of obtaining such
 
devices for laboratory evaluation of the pentode squaring action, since
 
such a CMOS process is a deviation from well developed techniques and
 
would require some adjustment of the fabrication steps.
 
Consequently, we feel that the CMOS difference of squares approach
 
certainly warrants more investigation than computer modelling; but the
 
likely heed-for sOme fabrication process development suggests it is a
 
slightly higher risk approach relative to the triode technique, which
 
does not need fabrication development and thereby provides more rapid
 
chip development albeit at the expense of chip power consumption.
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2.2.3 Analog Multiplication by MOSFET Triode
 
The multiplication function can be performed with MOS transistors
 
operating in the triode region. The drain current ID of an MOS transistot
 
can be approximated as
 
ID = VGS - VT)VDS + VDS2 (22)
 
where VGS is the gate to source voltage, VT is the threshold voltage,
 
VDS is the drain to source voltage and (a,S) are physical parameters
 
proportional to the width to length ratio and mobility of the channel
 
When the drain to source voltage is small
 
ID z(VGs-VT )VDS (23)
 
If VGS and VDS represent two signals, then the drain current has a
 
term (a VGS-VDS) which is proportional to the product of the two
 
signals. If the two signals represented by VGS and VDS are substitu­
ted in equation (22) or equation (23) there are terms other than the
 
desired multiplied outputs such as a VDS VT or 0/2 (VDS)2 These
 
extraneous components of the drain current can be reduced n a balanced
 
multiplier as shown in Figure 12. But the signals may contian dc biases
 
which must eventually be eliminated. One signal is given as Vx sin 8 
with a dc offset VX . The other signal is Vy sin 0 with a do offset 
Vy. The signal Vx + Vx sin O is applied to the common drain ,of QM and 
QR via the buffer (QA, QL). The signal Vy + Vx sin 0 is applied to the 
gate of QM, but only the offset voltage Vy is applied to the gate of QR.
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The currents of QM and QR can be obtained by substituting in Eq. (22)
CSn8)
Y 

VX + Vx sin as VDS and Vy + Vy sin 0 as VGS for QM and Vy as VGS for
+ 
-
V M X ayn 
s a Vys 
d 
M± V= 
QR. 
13 = IM =cam [(vY 1 VTM)(VX + V 9)]+Vysin0 sin 

8M [(Vx + Vx slne) 2] (24)
 
14 = IR = aR [(Vy - VTR)(Vx + Vx sin 6)] +
 
+SR [(VX Vx sin 8) 2] (25) 
The differential output current IDO is obtained by subtracting
 
equation (25) from equation (24), assuming identical physical
 
parameters (aMaR,S8M=R) and a threshold difference AV VTR
 
-VTM :
 
IDO IM -IR = aVxVysine sin $ +
 
sine) (AVT)j (26)(Vx + Vx0ExVy sin 0 + 
+ Vy si+Vy 
1 
76-079-2-
Singly-Balanced
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Figure 
MultiplierTriode 
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From this last equation, several important conclusions
 
can be drawn. First, we see that any mismatch between the nominally
 
balanced pair of MOSFET triodes such as threshold (AVT), or equiva­
lently their dc bias, contributes to the differential output a term
 
which is directly proportional to the signal applied between drain
 
and source of the triode. Next we see that any do component of the
 
drain/source voltage, Vx, contributes an output term which is
 
directly proportional to the voltage difference between the gates
 
of the two triodes, (QM, QR). These two observations lead us
 
even further into the question:
 
How can a MOSFET triode pair be operated in practice to
 
minimize the undesired output contributions fed through directly
 
from the input signals in proportion to the extent of unbalance
 
between the two MOSFET's?
 
This problem area we shall refer to as the rejection of
 
input feedthrough due to a lack of precise or detailed differential
 
balance arising mostly from MOSFET array threshold Land other) non­
uniformities, which will be discussed in more detail in section five.
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3.0 MULTIPLIER BIAS CONCEPTS
 
The existing partially-integrated singly-balanced­
triode-multiplier correlator chips 2,4,5 have demonstrated the
 
need for elaborate routines for operator-controlled, off-chip
 
optimal biasing because of two distinctly different reasons:
 
for best triode multiplication, the source to gate bias should
 
be much larger than the source to drain bias which sould be as
 
close to zero as practical. Consequently, user appeal is much
 
enhanced by use of circuits and architecture which automatically
 
provides on chip the following: (1) Zero soruce-drain bias and
 
balanced source-gate biases for triode multipliers, (2) adequate
 
offset for triode source-gate bias or the ccnplementary gates for
 
the CMOS pentodes difference of squares multiplier.
 
3.1 Triode Self-Bias
 
An illustrative example of one way to automatically set
 
the bias on a MOSFET triode multiplier is given in Figure 13. In
 
addition to the CID stages propagating the actual data, nominally
 
identical reference stages containing only the ZERO signal reference
 
levels (e.g., XO , Y ) provide two reference levels: (1) Y sets the
 
dc level applied to the gate of the reference triode, QR, to the
 
approximate dc value on the gate of QM; (2) X° sets the dc potential
 
(Vs ) of the "virtual ground" current-summing-node to approximate 
equality with the dc potential applied to the triodedrains, VD. It 
is important to note this self-bias concept optimally biases the 
triode multiplier array; that is, over the array, the average unbalance 
between individual sources and drains or between gate pairs goes to 
an acceptably small value. But the concept of Figure 8 by itself, 
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does not achieve the detailed differential balance of each multiplier
 
within the array needed to give a high rejection of input feedthrough.
 
When no provision is made for any self-bias scheme, either
 
like that illustrated in Figure 8 or some alternative, each such
 
partially integrated device2'4'5 required IN-SITU biasing and fine
 
adjustment. A frequently used technique for such fine ad3ustment is
 
the spectral analysis approach implied in equation (26); that is, two
 
different sine waves are applied to the device and the output spectrum
 
is monitored while the biases are adjusted. The do value of the vir­
tual ground summing node is set to minimize the feedthrough of the
 
sine wave applied to the gates of the multiplier, thereby yielding
 
the minimum average source/drain bias across the array. For singly­
balanced triode multipliers, as illustrated in Figure 7 and 8 , where
 
dc is applied to the gate of the reference triode, QR, the do gate­
bias for QR is likewise operator adjusted to minimize the feedthrough
 
of the sine wave applied to the triode drains - thus giving the mini­
mum average offset between multiplier gate pairs (inclusive of
 
thresholds), but not necessarily balancing any pair perfectly. This
 
routine for operator optimum biasing must be repeated whenever the
 
conditions forthe CTD analog delay line are changed so as to affect
 
the signals from the NDRO buffers, if input feedthrough rejection is
 
to be maintained at its maximum value. Most practical system appli­
cations for such analog/analog convolvers would not be able to
 
tolerate such a bias adjustment routine On the other hand, use
 
4 5
 
, ,
of such a routine greatly facilitated partially integrated devices
2
 
demonstrating the basic principle of CTD/MOSFET-triode correlator action.
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3.2 Complimentary Buffers
 
In addition to the preceding feature desired by large
 
systems users, another user attraction is ability to operate both
 
analog delay lines with comparable voltage levels.
 
To permit such operation, the gate and drain buffer
 
dc output levels can be used to properly bias the MOSFET triode
 
multiplier which needs: small impedance Clarge conductance) for the
 
drain buffer, minimal bias of drain to source, large bias from gate
 
to (source, drain). We now must add-the consideration of low power
 
operation which most strongly affects the drain buffer, since that
 
circuit must be able to supply the triode drain current. Assuming
 
the simplicity of enhancement mode FET's with a CTD NDRO bias of
 
VG' one quickly finds that the two options become:
 
21 
Source Follower: g (VG/2)-VT PowerPoeG = I oG o 
21' 
Inverter; VV 0 Power > 21 VG (for unity gain) 
Requiring equal gm gives us
 
It=VG - VT
= T
 
o (VG/2) - VT 0
 
Thus to give the same output drive, with the same gain, an inverter
 
consumes more than twice as much power as a source follower, thereby
 
dictating the use of a source follower to drive the triode drains.
 
Buffer configurations to bias the multiplier triode
 
follow directly from the last observation. Source follower stages
 
generally shift the output dc level toward the potential of their
 
body. Extrapolating these generalities to CMOS circuits, we easily
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see a signal applied to an NMOS source follower is shifted toward
 
Its body Voltage and away from the voltage of the common PMOS
 
body. Tabulated below are the preferred buffer configurations to
 
give the needed triode bias:
 
Buffer Singular MOS CMOS 
Drain Source Follower Source Follower 
Gate Inverter Complementary Source 
Follower 
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4.0 DISTORTION ERROR TERMS FOR TRIODE MULTIPLIERS
 
Since the computationfor the product by any REAL, CTD­
compatible multiplier is necessarily imperfect, one must describe
 
the various possible sources of errors. A very sensitive technique
 
to study error source is spectral analysis. The application of
 
two distinct sinusoidal signals to an ideal multiplier or correla­
tor gives a well defined output, especially in the spectral or
 
frequency domain. The amplitude of any other frequency components
 
in the output (such as harmonics or higher intermodulation products)
 
is a measure of an associated error source in the multipliers. In
 
this section, we consider three such "harmonic" sources of error.
 
4.1 "Gate Signal" Harmonics form the Drain Buffer
 
In Figures 7 and 8, the common (drain) conductance node
 
is driven by a source-follower MOSFET stage with both transistors
 
in the pentode mode (characterized by a squaring relationship
 
between gate-source voltage and drain current). In a singly balanced
 
multipler, the modulated conductance forces the source-follower
 
drain driver to supply a current related to the signals applied to
 
the gate of the modulated conductance. If the transconductance
 
of the source-follower drain driver ?mB) is inadequate compared to
 
the modulated conductance , an erroneous voltage harmonically
 
related to the multiplier gate signal is added to the common (drain)
 
conductance node. This result may be expressed in formulas as follows:
 
Let
 
OB m/grG C Vlox (LB GS - T B C71 
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be the output impedance of the drain buffer. Then a voltage Ixy
 
ROB would appear at the drain:
 
IxyRoB a VxVyROB , where a =CO, L)M (28)
 
When multiplied by the gate signal Vy . an undesired product current
 
is produced:
 
I m Vy am Vx Vy ROB C29)
 
This current should be much less than the desired product current
 
amVxV y. Since the distortion described by equation (29) is clearly
 
associated with the signal applied to the gate, even through the
 
drain driver is the cause of the problem, let us define a gate signal
 
distortion rejection ratio, F :
g
 
rgm rxy 1
 
- = R (30)g amVy (amVxVyRoB) 'mVy ROB 
or (W/L)B (V - VT)B 
9g (W/L) . V 
For the purposes of giving examples, let us assume a desired rejec­
tion of 40 dB (i.e., 1%). Thus, for example, if one assumes the
 
geometric ratio of MOSFET's in equation (21) to be 50 with a typical
 
source follower bias (VGS - VT)B z 2 volts, one obtains
 
2 1 volt for r 100. 
4.2. "Drain Signal" Harmonics from the Gate Buffer
 
The previous section shows one absolute requirement for
 
the buffer used to drive the drain of the triode. The parameters
 
of this particular buffer relative to the multiplier triode, the
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buffer's bias and the ac signal on the triode gate, mutually deter­
mine the gate signal distortion rejection ratio, r , as in equation
 
(30). But, in some cases buffers to drive multiplier gates may
 
serve only to provide reverse isolation to prevent signals within
 
the multiplier from adversely affecting analog delay within the
 
associated CTD. Even though some nondestructive readout schemes
 
circumvent such a problem, the following related difficulty can occur.
 
Any impedance in series with the gate of the multiplier can
 
develop a voltage by virtue of the feedthrough capacitance from the
 
drain of the multiplier transistor. If the multiplier gate signal
 
is directly derived from the floating gate of a CCD with sensing
 
capacitance, CFG, the impedance of the driver is the impedance of the
 
capacitance CFG The voltage feedthrough is equal to VxCgdm/CFG,
 
where Cgdm is the multiplier triode gate to drain overlap capacitance.
 
If the desired signal is Vy, the rejection ratio limited by gate
 
interaction is simply
 
Vy CFG - RR(G) 
VxCgdm (31) 
One way to reduce the adverse effect of the feedthrough
 
from the drain to the gate of the multiplier transistor is to place
 
a buffer between the floating gate of the CCD and the gate of the
 
multiplier. Since the gate buffer output impedance is approximately
 
i/(gm)GB' the feedthrough signal from the drain now becomes
 
1 1 
1 + 1 x (gm)GB 
gcm (gm)GB (32) 
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Thus the gate buffer changes equation (31) to
 
RC) V y (gm)GB
 
RR(G) = ----- i1(33) 
Vx j i3oCgdm (33) 
Typically, for Cgdm < 0.02 pF and one megahertz, the overlap coupling 
becomes 126 nanomhos, which may be easily buffered by minimal FET
 
stages of ten to a hundred micromhos.
 
Consideration of the buffer frequency response gives a
 
further condition related to that of equation (33). If GC is the
 
gate buffer corner frequency, we have
 
ffGC 2 (C + (gm)GB
 
27 (CGBM + CGP 
 (34)
 
where CGBM is the multiplier gate to body capacitance and CGP is
 
the parasitic capacitance on the multiplier gate node. Combining
 
equations (33) and (34) gives
 
RR(G) = y 1 + CGBM + C G P 
Vx j Cgdm (35)
 
Equation (35) suggests that self-aligned polygate technology could
 
help reduce Cgdm and the transconductance of the gate buffer, (gm)GB,
 
must be designed to give the needed rejection at the maximum operating
 
frequency. Failure to observe this precaution will contribute an
 
error term behaving like the square of the drain signal and thus
 
becomes almost indistinguishable from the triode nonlinearity of an
 
overly large drain signal, which is described immediately below.
 
4.3 "Drain Signal" Harmonics from the Multiplying Triode
 
To evaluate drain signal distortion rejection ratio, rd,
 
we require that the MOSFET multiplier always be well into the triode
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region. Furthermore, we assume rd is directly related to that
 
triode characteristic; or for the worst case:
 
2(VGS - VT ) 2 rd (VDS) (36) 
m m 
This assumption is very simplistic since the triode drain-gate
 
coupling of equation (33), which causes the same functional distor­
tion, is not incorporated. At this point we must start including
 
quantitatively such array problems as threshold voltage nonuniformity,
 
the average value of which we designate by AVT' In predicting the
 
worst case for equation (36) we must assume the self-bias technique
 
can result in dc errors comparable to AVT. Thus, equation (361 may
 
be written
 
2 (o-VT - AVT-Ymax) d (AVT +Xmax) ­
or
 
(rd/2)Xma +Ym (y, - VT )(1 + rd/2) (AVT). (37) 
m 
Consequently, equations (30) and (37) prescribe upper limits on
 
signal levels in terms of array nonuniformities, geometry, biases,
 
and distortion rejection ratios.
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5. ARRAY THRESHOLD NONUNIFORMITIES
 
At the end of section two, we saw how signals applied
 
to a balanced triode multiplier were fed directly through to the
 
output due to imperfect matching caused by typical array threshold non­
uniformities.
 
5.1 Input Feedthrough Rejection, *, for Balanced Triodes
 
We must now apply equation (26) to an array of matched triodes
 
using the self-bias technique to give an average source-drain dc value of
 
AVT with the applied ac signals written as (x,y) yielding:
 
t0= m [xy + y (AVT) + x ( AVT)I 
Taking the ratio of the desired signal to the undesired input feed­
through from equation (38) gives the rejection, *, which limits the
 
minimum usable (x,y):
 Xmmn Ymm)2 
Thus, for a typical AVT z 0.1 volt and a desired input rejection of
 
40 dB, one finds (xmin, Ymin) Z 10 volts. This result alerts us to a
 
significant technical problem: each matched triode pair must undergo
 
a detailed balance which self-bias cannot provide if there is to be
 
any hope of achieving acceptable values of input rejection.
 
5.2 Compensation by Feedback in Floating Gate Reset
 
In this section, consider nondestructive readout only by means
 
of floating ates. If one could selectively address and adjust the
 
dc bias on eAd floating gate sensor, then one may postulate the
 
following operation. After loading both CCD shift registers with
 
zero-signal, reference-level-only charge samples, a "unit one" sample is
 
34
 
propagated through one of the delay lines. The output of the correla­
tor to sucha"unitone" is a random pattern which measures the non­
uniformities from stage to stage of the other delay line for the com­
bination of both the floating gate sensor and its associated buffer.
 
If now a feedback loop were closed from the correlator output through
 
a selective switch addressing only the stage associated with the "unit
 
one", the feedback amplifier could sense any deviation of the correla­
tor output from a prescribed fixed level and, thence, adjust the bias
 
on that selected floating gate to obtain a null before moving on to
 
the next stage. Theoretically, this could be iterated for both channels
 
so as to completely compensate for threshold nonuniformities everywhere
 
in the array.
 
In practice, however, several problems appear likely. The
 
published data 2,3 and other estimates indicate that compensation of
 
threshold nonuniformities must fall in the range of 40 to 60 dB
 
to enable even a remote chance of obtaining any usable input dynamic
 
range. Since typical MOS nonuniformities are about 100 millivolts,
 
switched feedback control to better than 1 millivolt is thus called for.
 
But operation of the selective/address feedback switches introduce
 
feedthroughs (even when shielded) due to parasitic and channel coupling
 
capacitance comparable to or larger than a millivolt. Furthermore, such
 
a feedback scheme requires an exclusive "house-keeping" interval; and the
 
compensation stays valid only for short periods of time as thermal
 
leakage fixed patterns destroy the feedback settings very rapidly at
 
MIL Spec temperatures. In contrast, the sequential multiply process
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continuously compensates for threshold nonuniformities independent of
 
ambient temperature to better than 50 dB accuracy, as we see in sub­
sequent sections.
 
5.3 Compensation with the Sequential Multiply Operator
 
The use of CTD's to provide analog delay with nondestructive
 
readout necessarily requires sensing by means of FET gates with all
 
their attendant array threshold nonuniformities. This alone is a strong
 
argument for a sequential approach whereby a calculation is performed
 
in parts, serially, using the same device elements as well as "zero­
signal reference levels for each contributory computation, independent
 
of the functional form of the multiplying element. Traditionally, highly
 
accurate multipliers in analog computing technology used time division
 
multiplexing between the signals and selected references. Equations
 
(1) and (12) suggest the sequential scheme for any ideal multiplier.
 
We now describe the operation in detail and derive some of the extra
 
benefits the technique offers for the triode multiplier.
 
In the sequential multiplying scheme, all the undesired pro­
duct terms associated with the dc "fat-zero" or threshold voltage
 
deviations are cancelled sequentially in the same multiplying transistor.
 
The discrete/hybrid circuitry for accomplishing this time cancellation
 
is shown in Figures 9 through 12. In both the X and Y CTD channels,
 
samples of signals' ac-zero reference level only (Xo, Yo) and reference­
plus-signal" J(ko + x), (Yo + y)l occupy alternate stages. The product
 
current (I-) due to the common(Yo) multiplied by X-channel signals is
 
balanced against the product current (1+) due to Y-channel signal mul­
tiplied by X-channel signals. All the incremental (I-)'s are fed to
 
a summing amplifier and the (I+)'s to another summing amplifier, to give
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the differential output currents, AI(t) = ZI (I+) (t) - (L-) (t). 
The signal samples x (J + K-l)' x(J + K),...are separated
 
by common ....X0 and Y respectively, To multiply the quantities
 
Xj + K' and Yk' four steps are required: The X-channel signals are
 
advanced with respect to the Y-channel signal, as illustrated in
 
figure 9 . In the first step, the signal in X-channel CTD is transferred
 
forward by one stage with respect to the Y-channel.
 
The signal sample x(j+k) is multiplied by the common Yo The product
 
current is:
 Nk
 + k k 
-1+(1) = l[ek 0 VT +) (XJ+k +VTx 
k=1 +( +XVrk _ V )21 (40) 
- VTX1) + 0 k (Xj+k VTX 
where k indicates the kth multiplier,
k t 
V k is the equivalent threshold voltage of the kth multiplying 
MOS transistor. 
v k is the equivalent threshold voltage of the kth source followerTX 
buffer.
 
VTX is the equivalent threshold voltage of the common/dummy
 
source opening of switch CSl, as in figure 9 .
 
In the second step, the Y-channel is advanced with respect
 
to the X-channel and the signal Yo + Yk is multiplied by the unchanged
 
x (J+k) to give the summation current:
 
N 
I+(2) [a+ (Yo0 Yk-VT+) (41) 
k=l I 
+V k yV )2],'+ a+t+V k(Xj+k Th)TX kX+k2 TX TX 
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The switches are now set as in figure 10 such that the
 
previous value associated with equation (2-63) subtracted from the
 
new value equation (41) difference value:
 
N + +. k _ _ ] (42)[I +(2)] - [1+ (1)] = 	 S k(k X~ kT (42
 
k= k (xJ++VTX Tj
 
clamped directionally onto capacitor CB by the operation of the
 
switches CS2 and CS3. Note that equation (42) depends on only a
 
single multiplying transistor at each multiplier location and is ba­
sically identical to equation (26) for the balanced multiplier.
 
In the third step shown in figure 11 the X-channel signals
 
are advanced with respect to the Y-channel signal. The y-channel signal
 
Y + Yk is multiplied by the common Xo . The summation current,
 
N
 
I +(3) = [a(Y vkv +vkv/12 (43)
O k1 kVk) 
k=l 	 TX 9k(X TX 
gives a third output which is clamped onto CA by means of CSI as in the
 
first step. Prior to the fourth step, read switch RD is closed as in
 
Figure 11, so that value stored on CB adds to the output of the pre­
ceding amplifier.
 
In the final step as illustrated in Figure 12, the Y-channel
 
signal may be either advanced, if a completely new vector dot-product
 
is desired, or receded with respect to the X-channel, if additional
 
dot-products with the same replica vector are desired, as for cor­
relation or convolution functions. The common X and common Y are
 
multiplied. The summation current is
 
NI+4=Z[a+( k k , + k )2]
k=l k 0 -VT+) TX - VTX) +gk (V =VIX) 	 (44) 
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As in the second step, the value stored on capacitor CA from
 
step 3 subtracts from the fourth partial output, to give a second
 
difference which is added to the first difference (as stored on
 
capacitor CB) for a final four-quadrant sum of products output.
 
Vo (J) = R AI = [ AI(4) - AI(3) + AI(2) - AI(1)] 
N + (45) 
=R S x+kak 

k J+kk=1 
NOTE THAT ONLY THE DESIRED SIGNAL PRODUCT APPEARS AT THE OUTPUT, WITH
 
-MULTIPLIER "PURE DRAIN-SOURCE NONLINEARITIES" ALSO CANCELLED. THUS, IN
 
THIS MANNER, THE SEQUENTIAL PROCESSOR ENHANCES THE DRAIN HARMONIC
 
DISTORTION REJECTION, r d' FOR THE SINGLY-BALANCED TRIODE.
 
5.4 A Balanced-Input Monolithic Sequential Processor
 
A monolithic implementation of the sequential processor
 
described above is illustrated in Figure 13. The inherent differential
 
action of the "fill/spill" input technique is used to subtract the
 
applied balanced signals. A built-in bias-charge potential barrier,
 
VB, is used to guarantee that balanced signals of either sign can be
 
processed.
 
Thus, when charge is metered and read while switch 0 is 
activated, the quantity of charge is given by Q* = (CIN)o (V3)where 
the effective input capacitance is given by CIN = COX + CG2 + CIG'. The 
resultant potential increment on the output collecting diode, DOUT, 
and hence, the output capacitance for that node, COUT, is given by 
_ Q* /CIN \ CIN
 
= 
Vout Cb t = UT) (V.) with an associated device gain of G COUT 
If multiple charge packets (such as N) are metered and collected on the
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output capacitor (to give the effect of algebraic addition) before that
 
node is reset to make the next measurement, the overall voltage
 
excursion is limited by the bias applied to the output circuit: VRR=
 
.
reset reference voltage so that: N •(V)<VRR' or VRR>N-GVB This
 
formula establishes a limiting relationship between the device gain,
 
built-in barrier, algebraic addition multiplicity, and the reference
 
reset bias voltage.
 
If the current-summing-to-voltage converters have an effec­
tive offset or threshold difference designated by A, while the resultant
 
output voltages are indicated by (K+), the sequence of charge packets
 
metered on CIN and collected on COUT after the reset operation becomes:
 
a) Reset the output capacitor, then activate , disable 0 + 
and 0-, repeat the metering operation four times to give Q0 = 4Q*.
w0
 
The output of the electrometer at that instant (V ) is stored on the
 
"difference" capacitor, CD, by momentarily activating the clamp switch
 
via the $C pulse, in the direction indicated in figure 18, which
 
effectively subtracts V0 from all subsequent signals output by the
 
electrometer.
 
b) Reset the output capacitor, then activate 0+, disable$-and 0of
 
to meter Q1 = Q * + CIN (A + (A+) - (A-), onto COUT.
 
Q * +
c) Activate 0-, disable 0+ and 0o, to add Q2 = CN ( (B-1 -A­
(B+) ), with Q1 on COUT. 
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d) Activate 0+, disable 0 - and 0o' to add Q3 = Q * + CIN 
(A+ (c+)-(C-), with (QI + Q2) on COUT. 
e) Activate 0-, disable 0+ and 0; to add Q4 = Q * CIN (D-) - A ­
(D+), with (Q1 + Q2 + Q3) on COUT. 
With all four charge packets added algebraically on the output capacitor:
 
4
 
SQK = 4Q* + CIN • [SA -SB +8C -SDI, where SK = (K+)- (K-).
 
1 (46)
 
But the voltage V *, derived from the electrometer output at a time
 
when Q = 4Q* had been added on its gate, previously stored on CD
 
cancels the contribution from 4Q, leaving only the increment
 
CIN [5A- B+SC -SDI, 
VSIG = COUT 
applied to the gate of the clamp buffer. At this instant, the Sample/
 
Hold switch is momentarily activated to update the final output stage.
 
In this manner, a fully reconstructed step-wise output waveform, including
 
dc restoration, is generated. The clamp or dc restoration part of the
 
circuit is op:tional and may be omitted if ac coupling is permitted.
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5.4 	 A MONOLITHIC READOUT WITH SELF-BIAS AND DIFFERENTIAL
 
CURRENT-TO-VOLTAGE CONVERSION
 
The actual multiplying elements need a readout scheme which
 
provides DC-balanced virtual ground input nodes, the DC bias of which
 
is controlled by a voltage applied to further node. One conceptual and
 
two simplistic forms of a single-sided or unbalanced version of such
 
a scheme are illustrated in Figure 14. Since most analog multiplying
 
devices consist of counterbalancing elements, yielding currents which
 
(a) 	Conceptual (b)MOS Implementation (c)MOS/Bipolar
 
Implementation
 
L0R 	 20 -V c 02~ [- vc 
77-0321-V-28 
Figure 14 .Current-t-Voge Converters 
must be subtracted, an attractive technique gives the differential
 
current directly from high impedance current sources that can be added
 
in parallel (without interaction) to feed a high resistance for con­
version of small differential signal currents into large signal vol­
tages. Use of such a desirable large resistor in the circuits of
 
Figures 14-band,l 4-cis severely limited, however, because the full
 
bias current needed to increase the gm of the virtual-ground stage must
 
flow through that resistor. Consequently, paired circuits, each like
 
that of Figure 140b mated with the differential monolithic sequential
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processor, give smaller differential signal voltages due to the
 
smaller allowed resistor; thereby, yielding a reduced output signal-to
 
noise ratio (S/N) or requiring a larger area output sequential pro­
cessor to maintain the same S/N achieved with a higher resistance.
 
A possible CMOS circuit to difference the two currents (cancelling
 
the DC bias components). so as to enable higher resistances to be us-ed
 
is illustrated in Figure 15. The circuit consists partly of a DC
 
balanced pair of virtual-ground stages similar to those of Figurel9-b.
 
The remainder is the basic current differencing part of the circuit and
 
closely resembles a modified current-mirror circuit. That is, the
 
currents through transistors (DXCS) and (NOCS), which are nominally
 
matched, try to establish themselves at very near equality
 
ID + Ip = IN + AI (47)
 
where (Ip, IN) are the signal (IXP, IXN, IY), plus bias currents
 
for the two counterbalancing legs of the multiplier as fed into their
 
respective AC virtual ground nodes, AI is a fixed incremental offset
 
current to enable readout of bipolar current differentials, and ID
 
is the differential readout current. When a complete quadruply balanced
 
triode multiplier cell replaces the test sources, (IXP, IXN, IY),
 
the circuit of Figure 16 results.
 
In Figure 16 the transistors to the left of the dot-dash line are
 
those belonging to whatever multiplier cell is selected and needs to
 
-be duplicated for each such multiplier needed within the correlator
 
chip. The remaining elements form part of the readout mechanism and
 
may be scaled according to the number of multipliers involved, for
 
incorporation as a single common readout stage. Some advantages,
 
however, may be obtained if the part of the readout stage which provides
 
the DC-balanced AC-virtual-ground node-pair and which is enclosed by
 
a dashed box in Figure 15 is distributed along with each individual
 
multiplier ithbr than lumped into a common readout stage: The
 
resultant closer proximity of each DC-controlled AC-virtual ground
 
node to its associated counterpart~which includes one of the input
 
signalsmay give statistically better matching across each multiplier
 
48
 
v 
DC-Balanced, ss 
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ground, current R(
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section. 
 (3) (POA) (PIXA) 
IXN 	 (PB)y
RIXP 
(180) 	 (16
(48) _ 	 --­
__O 	 0 
S(47) 	 M 
(NSO)Ip 	 Current-differencing mM
 
Section With Basic 0_q 
ID R)Input Current Sum- w_ 
Dmation Capability 
v (4)VDD 
Figure 15 	 A CMOS CURRENT-DIFFERENCING READOUT WITH INPUT CURRENT SUMMATION
 
AND OPTIONAL DC-BALANCED, AC-VIRTUAL-GROUND INPUTS
 
1-

A Quadruply­
- Balanced 
Multiplier 
Ce l l I -
IiI 
FF_ 
Readout-Stage
(Possibly Common)
 
I K 
Figure 16: A CMOS CORRELATOR CELL WITH SELF-BIAS AND DIFFERENTIAL
 
CURRENT-TO-VOLTAGE READOUT
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as well as some averaging across the array and a more uniform dis­
tribution of heat generation around the chip.
 
We may now briefly describe the circuit operation, assuming the
 
bias currents for the AC-virtual ground stages are given by (IB±):
 
Ip = (IB+) + (IXP) - (IY) (48)
 
IN = (IB-) + (IXN) + (IY) 
Combining the last few equations gives:
 
I D = (AI) + 2(IY) + {(IXN)-(IXP)}+{(IB-)-(IB+)1 (49) 
For MOS triode-type multipliers, (IXP, IXN) are the drain-source
 
currept when a common signal is applied jointly to both drains, so that
 
any AC component of such a common drain signal cancels to the extent
 
that the matched pair of MOSFET triodes are truly identical. The
 
last equation further tells us that the fixed bias current, AI, must
 
be comparable to the worst case of unbalance for the virtual-ground
 
stage biases, PLUS the unbalance between the nominally matched multi­
plier MOSFETS, plus the peak signal excursion. Consequently, one may
 
ascribe a common-mode rejection ratio(CMRR) to this circuit:
 
CMRR - ixJIN (50)
IXlouT
 
indeed, this parameter as well as other measures of performance
 
have been modeled using the commercially available ISPICE routine. The
 
switch from the computer aided design routines like MSINC to ISPICE
 
was made primarily because of the superior convergence of the latter
 
routine; and ISPICE also combined the most attractive features of both
 
MSINC and older SPICE programs for the pertinent class of problems:
 
a) Transistor input specifications are those needed by design/process
 
engineers such as dimensions and doping densities, b) Fourier analysis
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of multiple/critical nodes, c) Sensitivity to small threshold non­
uniformities, d) Tabulation of transistor operating points for the
 
circuit quiescent point, e) Swept frequency response to give mainly
 
high frequency limitations. The ISPICE program list for the circuit of
 
Figure 15 is-shown in Figure 17.
 
The CSRO (a0SSelective Read-Out) prgram list of Fig. 17 11fnstrates various fatres 
of both the ISPICE routine, in general, and the CMOS circuit, in
 
particular. In addition to the five advantages mentioned above, we
 
note that the transistor models may be entered in a parametric form
 
so as to accentuate the quantities which the design engineer can
 
easily change on his mask set (like channel widths and lengths) or on
 
his process sheet (like threshold and body doping.) Thus we can
 
very easily compare performance between a conventional CMOS process
 
(with approximately two volt enhancement threshdlds and body dopings
 
of xl015 cm-3 and 4x6 16 cm-3 for the P and N channel MOSFET's, respectively)
 
and that indicated in Figure l7 . The wafer processing indicated in
 
Figure 17emphasizes low doping densities: The starting N-wafer has
 
a doping of 5xl01cm -3 , which receives a P-Isolation tub implanted and
 
1.5 -.3 
driven to give a density of 5xl0!cm , yielding an N-MOST threshold of 
about one volt enhancement. Another P-implant gives depletion mode
 
P-MOST's with pinch-off voltages near two volts. As we have already
 
seen in the sections on the multipliers and their buffers, depletionm3de
 
P-MJST's give better performance with reducedvoltage (and power) than enhancenent 
mode transistrs. Many of the transistors have five micron source/drain spacings 
which start on the working plates at about eight microns, thereby makig photoen­
graving-resolution relatively easy. 
The bias voltages have been selected to allow the sensitivity
 
routine for parametric fluctuations on voltage sources to simulate
 
threshold nonuniformities across an array. The applied or input
 
signal currents are spectrally separated: AIX = lpamp at 10 KHz and
 
AIY = 0.1pamp at 50 KHz, so that f(AIX)/(AIY)} IN = 10. The spectral
 
separation acilitates pinpointing sources of harmonic distortion as
 
well as reading the respective output signal components for determining
 
the CMRR.
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Figure 17- ISPICE Program List for the CMOS Selective Readout
 
(CSRO) Circuit
 
CSRO: PRIHTF CORO CKT 
FILE: COPO CKT FROM: P DIZK
 
RSP 64 4 1
 
RSH 74 4 1
 
RH 48 0 100K
 
R6 6 19 750
 
R? 7 29 750
 
R8 8 39 750
 
:4848 0 IP
 
MPI A 16 5 0 0 MPlD(-2.5EJ4, 7t .5M
 
MPOAI 12 3 0 0 MPD,-2,E1, -,(M .SM
 
MPB 4- 9 0 0 I'1PD,'-8,5EI-1 .7M .511
 
MDA 58 1 13 0 5E14t 2IP8M-
- 1 .51'1
 
MD::A 47 2 16 0 MPD,.-2,SEI4' 2E: .51M
 
MD::C 58 19 64 4 MCH I.,5EI5)?.5M .5M
 
MNDC? 97 29 74 4 MCH I1SEI,' 3.5M .5M
 
MHP 47 39 9? 97 rNIH,1,5EI5' 3.5M .5M
 
ti-t14- 40 47 53 50 MCN,'1.5EIS) .uM 1.6M
 
VREF 11 0 DC -.75
 
V1 1 11 DC -.75
 
V2 2 11 DC -. 75
 
V3 3 11 DC .75
 
V,,5 5 11 Dr .75
 
V6 58 6 DC .75
 
V? 5 7 DC .75
 
-V8 47 8 DC .75 
V9 9 11 IC .75 ORTGMAlw Pi-M Tm 
VDD 4 0 DC -12 OF POOR QUALIT­
16 6 19 Di' 1N
 
1?7S29 D' IN
 
18 83":9 nc in 
IXP 0 18 DC 3U RC IU
 
ISP 13 SIt,'-L, 1U, 1OF ,0
 
IXN 0 16 DC 3(U AC 0
 
13X[ t-,16-IIE SU,Ll1U, IOIdHCO', )
 
Iy 18 16 1C IU IAC 0
 
ISY I 16 lIhEIU U,5Oil:,0' 0"
-I 
C-RU: PRINTE MP) MOUIEt, 
FILE: IiPD MODEL FROM: P DISK 
MPD VTP,BIDP)
 
PSCM( VTB=TP PHI=. 1.10=200 mI-:tiP PD=. I P-=. I CU=$41l CI=7P C2=TP . 
CBD=65P CB =65P PB=.5 14I-1.4E-3 MI =1-.91 1,L=2.5 ECRIT=-3-OK) 
CSRO: PP.IITF MCII MODEL 
FILE: MCI MODEL FPOM: P DI. K 
MCII (VTH,BDI)
 
IHSCMI ( VTO=VTII PHI=.7? UlO=.o I.-/if'H RIi=. 05 P--= .05 CO=34H ':i= ?P 5
 
-' C2= ;*P CrnD= 130:' Cv = 1-30P PYT=.5 i'N=I.4E--3 I'i=r.a I L=2 ECRIT=3OK> 
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The quiescent operating point of the circuit is shown in Figure I?­
including the operating status for the MOSFET's all of which are
 
well into the pentode region. The power consumption for the circuit
 
is also very easily computed from the data of Figure 18.Figure 19
 
shows the sensitivity of the output to such parameter changes as
 
device threshold voltages. Let's consider the entries in the table
 
under "voltage sources", except for the row labeled "VDD". The column
 
labeled "1.00% SENS" gives the voltage change in the output node (48)
 
when the named voltage source is changed by 1%, which is 7.5 millivolts
 
in this case. Since (V6) is associated with transistor DXCS; the
 
table indicates a 7.5 mV change in the threshold of DXCS results in a
 
48 mV change in the output node voltage, which is equivalent to
 
0.481ja change in current flowing through transistor (NSO). This
 
indication of sensitivity, however, assumes linear variations based on
 
the small signal parameters for the circuit at its quiescent point.
 
Also included in Figure 19 is a frequency response curve for the "CSRO"(CVIDS 
Selective Readout) circuit showing both the output node (48) labeled "l" and a 
key internal node (47) on the gate of the "subtracting" transistor 
(NSO) labeled"2". With the one picofarad loading on the output node, 
as if connected directly to a monolithic sequential processor, the 
circuit appears capable of nearly one megahertz operation. The spectral 
analysis of the output of the circuit, as measured well below its 
cutoff frequency, is tabulated in Figure 20. The simulated drain 
currents for a doubly-balanced triode multiplier correspond to the 
first harmonic, while the fifth harmonic corresponds to the gate 
signal. The rejection of harmonic distortion of the drain signal 
(i.e., the square root of the sum of the squares of the second and
 
third harmonics) appears slightly better than 40 dB. The nonlinear
 
interaction between the fundamental and the fifth harmonic (gate signal)
 
is noticeable, but still very small, in the fourth and sixth har­
monics. But the most striking feature is the cancellation of the
 
fundamental relative to the fifth harmonic to 1/39 in the output
 
from 10/1 in the input with an overall common mode rejection ratio of
 
CMRR = -20 log (3.328 x 10- ) = 49.6dB 
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Figure 18 The Quiescent Operating Point
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Figure 19 Sensitivity to Threshold Changes and Swept Frequency Response
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Figure 20: Fourier Analysis of Output
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Other absolute signal values may also be of interest. The previous
 
formula for the output of a perfectly subtracting circuit gives
 
AIYIOUT = 2{AIY}IN' But Figure 2fshows AIYIOUT = AVY}OUT /RL = 131.3
 
nanoamps with an input current of 0.1pa. to give an overall attenuation
 
of the difference signal of about 3.7dB. These results depend on both
 
the applied voltages and how well the nominally paired transistors
 
{(POA/PIXA), (NOA,DXA), (DXCS/NOCS)} are actually matched, as partially
 
illustrated in Table 1.
 
The greater sensitivity of the output to array nonuniformities
 
(unbalance) in the actual complementary current-differencing section
 
(DXCS/NOCS) of the circuit presented a substantial barrier to lower
 
power operation as follows. As long as one assumes perfect matching
 
for (DXCS/NOCS), this pair of transistors may be made with an ex­
tremely large width to length ratio, thereby reducing the associated
 
voltage drop for a given current with a resultant lower power. At
 
the same time, the greatly increased GM values for (DXCS/NOCS) make
 
the CSRO circuit hypersensitive to threshold unbalances within that
 
transistor pair. Indeed, to give acceptable sensitivity in the
 
output to array threshold unbalances, not only must the size of the
 
(DXCS/NOCS) pair be varied; but the sizes of (NSO) and (NR) must be
 
changed, too.
 
5-5 A Single-sided Monolithic Sequential Processor
 
In this section we continue the nomenclature used elsewhere with
 
the "Balanced input" monolithic sequential processor to now describe
 
the simplification of the processor enabled by the "CSRO" current
 
differencing circuit. Whereas, in the "balanced input" monolithic
 
sequential processor, the instantaneous difference between the two
 
balanced halves of the multiplier was generated at the primary input
 
charge metering position; this instantaneous subtraction function is
 
now performed by the CSRO circuit to give SK = (K+) - (K-) with the
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TABLE I CMOS READOUT CIRCUIT SENSITIVITY & PERFORMANCE 
RUN NO. FEATURE VDD CMRR (db) 
DIFFERENTIAL 
GAIN (db) 
V(48) EQUIVALENT 
TRANSCONDUCTIO 
SENSITIVITY: 
OUTPUT CURRENT 
SHIFT/THRESHOL 
SHIFT) 
Ci 
5-4 
5-5 
5-6 
Balanced, Higher Voltage 
Balanced 
0.2V Increase In (NOA) 
Pinch-off 
-15 
-i2 
-12 
72.9 
49.6 
46.1 
-3.5 
-3.7 
-3.8 
-2.116 
-1.762 
-1.593 
N/A 
N/A 
8.45jiv 
5-7 
5-8 
0.2V Increase In 
Pinch-Off 
0.2V Increase In 
(DXA) 
(DXCS) 
-12 
-12 
52.3 
51.8 
-3.5 
-5.7 
-1.938 
-0.594 
8.8pv 
58.4pv 
Threshold 
final requirement of the form (SA - SB + SC - SD). The alternating
 
arithmetic signs were achieved in the "balanced input" monolithic
 
sequential processor by steering the (K+, K-) data alternately to
 
the opposite gates of the charge metering input, thereby requiring
 
the addition of four such charge packets to obtain the needed
 
combination.
 
The simplified monolithic sequential processor for use with the
 
CSRO circuit, on the other hand, is illustrated in Figure 21 and
 
requires the addition of only two charge packets to give the needed
 
four part combination. The desired operation for the processor of
 
Figure 21 follows: 1) Reset the clamp difference capacitor CD by
 
activating gate C and reset COUT by pulse activating OR. Activate
 
gate 00 and repeat the charge metering operation twice so as to
 
store V0 proportional to 2Q* on capacitor CD when gate C is deactivated.
 
(Q* is the bias charge associated with the built-in potential (VB) 
of the input charge meter: Q* = VB * CIN.) 2) With 00 still activated, 
store the initial difference value SA on capacitor Cl and gate Gl. 
Also reset COUT by pulse activating OR. 3) Deactivate 0 to apply the 
second difference SB to gate G2 and Capacitor C2. Meter a packet 
of charge, Q, onto capacitor COUT: Q1 = Q* + CIN •(SA-SB). 4) Activate 
00 to store the third difference value SC on GI. 5) Deactivate 00 
to apply the fourth difference value SD on G2. Meter a packet of 
charge, Q2, onto capacitor COUT: Q2 = Q* + CIN •(SC-SD). This 
yields a total charge increment stored on COUT specified by: 
QTotal = 2Q* + CIN (SA - SB + SC - SD),
 
with an associated voltage appearing at the output of the electrometer
 
amplifier stage. But Vo proportional to 2Q* was previously stored
 
on CD so as to subtract from all subsequent outputs from the elec­
trometer. T1U§ a signal proportional to
 
QTotal - 2Q* = CIN (SA - SB +SC - SD) (51)
 
is sampled and held on the holding capacitor CH by pulse activating
 
0S so as to update the analog output data.
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barrier (e.g. V 8 ) like Electrometer Clamp PS BuffeH l 
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SEQUNTIA
PROESSO
 
On O- -6CCOUT 
CampnSwZch RR77.0321.V.27 
Figure 21 A SINGLE-SIDED (UNBALANCED) MONOLITHIC CHARGE-COUPLED 
6.0 COMPUTER MODELING
 
Various computer-aided-design (CAD) routines have been
 
employed to analyze many circuit possibilities. The most used
 
routine is M-SINC (Modular Simulator for Integrated Nonlinear
 
Cricuits), a nonlinear dc and transient simulator of MOS transistor
 
circuits developed by T. K. Young and R. W. Dutton of the Electrical
 
Engineering Dept. at the Standford University, The M-SINC program
 
features a second order MOS transistor model which includes specifi­
cation of a field dependent mobility as well as three choices for
 
the dominant mode of channel depletion. In addition to the transient
 
analysis of integrated circuits driven by repetitive pulses M-SINC
 
performs Fourier analysis of waveforms at selected nodes as follows:
 
For up to 200 points, it predicts the output of the prescribed
 
circuit resulting from specified input signals and driving sources.
 
A discrete Fourier transform is applied to the time-domain sequence
 
of computed output values to give both the phase and amplitude in the
 
frequency domain. Purely sinusoidal input signals thus produce well
 
defined owtput spectra with the undesired spectral components pro­
viding a measure of the error or distortion from the desired function
 
Such a spectral analysis technique for both computer and experimental
 
modeling greatly facilitates pin pointing the dominant sources of
 
errors as already described in sections four and five. Earlier
 
"SPICE" CAD routines provide complementary data not readily available
 
from M-SINC, such as swept frequency response and sensitivity to
 
elementary parameters.
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Consequently, we present the results of two typical comple­
mentary models: one by M-SINC on a MOS circuit having all transistors
 
of the same type ("Singular MOS") as illustrated in Figure 22, and
 
a second one by SPICE for a CMOS version of the "singular MOS" circuit.
 
Figure 22 includes only the identifiable circuit elements of a mono­
lithic configuration and specifically excludes the differential
 
current-to-voltage circuit of section 5.4 as well as fictitious
 
circuit elements (like one ohm resistorsl used to facilitate study
 
of the circuits. In describing the following models, we point out the
 
significant information from each CAD routine. The salient features
 
of the quadruply-balanced triode circuit of Figure 22 will be detailed
 
later in this section.
 
6.1 M-SINC Models a "Singular MOS" Triode Multiplier
 
The M-SINC program list for the circuit of Figure 22 is
 
given in Figure 23 with that model given the label "MCISM-7-11. The
 
constituent subcircuits are labeled by function as well as the input
 
signal drives. The gate buffers are reasonably simulated with both,
 
0.2 volt offset and a 20% gain differential. Since this particular
 
computer run is an interim step in tracing the nature and source of
 
errors, the triode multiplier source/drain buffer situation is the
 
following. A 0.2 volt offset is applied to the source virtual-ground
 
buffer; but both drain buffers were not yet changed from their per=
 
fectly identical situation, thereby leading to a better than normally
 
anticipated rejection of gate input feedthrough. Notice that large
 
goemetries are used in the inverters and multiplying FET's to help
 
give better dimensional uniformity within an array, The resulting
 
quiescent operating point of the circuit is shown in Figure 24 where
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Figure 2 2 Quadruply-Balanced Triode Multiplier 
--  
Figure 23 MSINC Program List for a "Singular MOS" Triode Multiplier (MCISM-7-l)
 
SS i N C -, VER. A2 DATE 03/22/77 CLOCK 12:22:19
 
SEOUENTIAL MULTIPLIER [MCISM-7-12
MOS CORRELATOR WITH INTEGRATED 

XXXXXXXXXXXXXXXXXXXxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxXc 
71lv_ .1U 2CU
TIM AU 20U 
- ,
 R 4 q3 2.

R, 3 q 2CK
 
P3 26 4 2CK
 
" C 47 33 Q F 
C 6 716 0 PF, 
C76 7_0 IF R-

C' q - 0 !*F
 
C717 F
 CW3 1'3 0 S=
 
C10 10 0 .5Fqi7 0 U 209 .TM 500 500 29 29'5 3Cj 47 
&L7 SFi 48 7q7 C 20w .7, 50O 500 2F 2F source-follower source buffer (virtual ground) 
074 F9 7I 7 C0 202 .7F 500 500 2F 2? suc-floe ranbfe Q7q 7S7 7S 7-0 0 2CMt 5005CC5-0 2F2P 2P drain buffer C 2C !.7M.71J 'S00 2F-1-source-fOllowerLn  Z zrl S8 EE 
0! PFI 3 2 D 0 2I 21 500 500 .2P .2P-
G2 =FI 4 4 3 0 2N 24 50CC 500 .2F .2F- Inverter gate buffer 
0 211 2M 500 500 .2P .2F
04 3F1 1a 3 47 

05 SP3 26 10 17 £ 2H 24 500 5C0 .2? *2P =Multiplying Triodes
 
OSq 39I 76 10 47 0 2!1 21 500 50C .2 2
 
SE5 ,F1 7S 3 17 0 2M 2V .CO 5CO .2P i2 
03 s1 1O 37 0 0 21v 2M 500 500o2F .2'= Inverter gate buffer 
Cc SP 3 4 q 10 0 2 2V 50 500 .2P .F 
G!q ''1 16 1- 0 C 201 .710 500 500 2P 2r ­
015 17 17 0 0 20 .7M 500 5C 2F 2FFla ri 6 c 106 2r,1 3C 6 IG 0 20M .7M 500 500 2F 2F Follower drain/source buffer pair, 
C17 -991 18 7 17 0 20Y .7V 50C 50 29 2P 
2;:1 P O VTO:-2 U22250,SE4,.15 COX=23N DNSZ3EIE XJDZ.3M GDS=2 CSS=.5P
 
C'2 F1C VTO:-2.25 US:25CSE4,.25 COX:23N ONBZ1E15 XJDz.3m GDS=2 CSS=.5P
 
Vq 4 0 -20
 
V7 7 C -7.2 
VSIN 6 0 125MV GOKHZ 0 - Drive for quadruply balanced operation with gate 
VCIN 86 C 125MV GOKH2 180 -7u 
unbalance of 0,2 volt and both source-drain offsets
VSIN 2 0 250V 30GKHZ 0 -S.8 

VSZN 37 C 30014V 30OKHZ 180 -7 of 0,2 volt, 
PLOT VOUT P3 18
 
-LOT VX '8 0
 
PLOT VO !G 0
 
PLOT VSF '470
 
FL3T VS 3 0 
PLOT VGC 10 0
 
FOR 3U 19.SEG7U 17 
END 
Figure 24 The Quiescent Operating Point for MCISM-7-1
 
MCS CORRELATCR WITF INTEGRATED SEGUENTIAL MULTIFLIEF CMCISM-7-11
 
TEmt 300.00
 
NO. GC ITER. 13
 
NODE VOLTAGS --
C) .0CD C 2) -6.20c0 3) -13.CCEC C 41 -20.CCC 
6) -7.0000 7) -7.2000 (10) -10.8090 (16) -3.1235 
117! -3.2024 (18) -17.02C8 (361 -18.3C6 (371 -7.CCC
 
q}7) -3.2J24 (48) -17.9208 (66) -7.0000 176) -3.1235
 
(SSG -2c.30=6
 
FT. --

N .. TF VGS VDS VSB IDS MA
 
F45P -3.2C2q -3.2024 -.[CC -. 21C7
 
nq7 F -3.97' -14.71gq -3.2024 -. IC40
 
TRAKSSTCR 0.. 

074 " -3. 235 -3.1235 -. 0EDE 	 .0878
 
. i a G1 -3. 22 35-	 .CS3457S25 

.. . .- l . G -3.CC -. C 43 
-3,334C -8°940 -11.0060 -0543 
C. 	 r -7.8C36 .078S -3.2C24 .C037
 
F A -7.56 .0789 -3.202q .0016
 
014 F'- -7.566C 	 .0783 -3.2C24 .CCIs
 0 5 	 F ,- 2. .0783 -3.202q .0017o 03G 

r3 P -* P -7.0000 -1C.8090C52- -.00CC -. 
-9.190ol -10.8090 -. 05899% p ? -3.1235 -3.2235 -.CEDE :.C7E
 
5 .2Q2 -3.2024 -.0000 .1007
 
S3S F -3.8765 -15.1861 -3.1235 -.0845
 
217 F 	 -3.3976 -14.7184 -3.2024 -.1040
 
RESISTOR CURRENTS --
NA- CURENT (,A1 FOWER U'W) 
RE ,I03953481 .21614731
.103953481 

.21614731
PD .081451775 .4286499
 
RG .084517745 .14286498
 
we see that all the transistors except the triode multiplying FET's
 
are clearly in the pentode region.
 
Figure 25 illustrates the usefulness of the spectral
 
analysis part of the CAD routine. Starting with the gate buffers,
 
we see the primary gate signal falls at the fifth harmonic of the
 
drain signal with its harmonics falling at the tenth, fifteenth,
 
etc. multiples of the drain signal, The ratio five exhibits both
 
the primary and secondary drain signal harmonics as well as their
 
inter-modulation with the gate signal and its harmonics, while
 
allowing a relatively inactive harmonic between each grouping of
 
active ones. From the gate buffer spectral analyses we see rejection
 
of harmonic distortion by the values of 53 to 58 dB and a slightly
 
less than unity gain. Indeed the inverting buffer with output node
 
(3) and the smaller input bias yields the better harmonic rejection,
 
but also slightly less gain.
 
The spectral analysis of the source follower buffers is
 
also given in Figure 25. The loading of the triode multiplier on
 
the drain buffer reduces buffer gain to -7.4 dB, much worse than the
 
unity gain inverter. The nature of the virtual-ground source buffer,
 
i.e. pentode operation with current proportional to (gate voltage).
 
squared, is very apparent: A fifth harmonic component current flows
 
through the virtual-ground node due to a fifth harmonic voltage on
 
the gate of the triode multiplier, The finite, nonlinear relationship
 
between the virtual-ground node (47) voltage and the current it sinks
 
causes the second harmonic of the gate signal to fall on the tenth
 
order harmonic and to be as large as - 27.5 dB from the relevant
 
fundamental. (The large second harmonic voltage contribution derives
 
from the imposition of a "fairly clean" sinusoidal current while
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Figure 25 MCISM-7-1 Spectral Analysis
 
,1,Ly8:5 of the differential output (48, 18)
 
FHASE
 
280.D000
 
-27.932q
-222.1039
 
1551362
 
-113.2414
 
Sl7.C[1 -42.5dB

-150:!07 _ubtraetion 
-232.64[3
255.1759 
157.C0%I
 
157.6608 
232.....
 
270.7714 
172.8[C4 
173.7238
 
113.5532
 
-178.8612
 
177.4010 
PHASE
 
laB.Cccc
 
-31.1691
 
18. 6 £ 
-175.7709 
-113.645E 
168Ei7
 
-171.7971
 
-176.5635
 
-27q.6287
 
-137.5773
 
-273.2839
-a3 .2863
 
-67.S - u
 
-185.5120
 
-16 .EE3
 
-163.1607
 
CCR WARM 

0 

1 

4 

5
6 
7 
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11 
22 
13 
is 

15 
28 
17 
OSiNE 

.00O0 

.31SCR-07 

S7*53-01 

.22-

.9399-03 

-.6238-06

.2207-03 
.122-06 
-. 522-06 
-,52-CE 
-.32-On 
-.1151-06 

-.165-06 

-. 317-06 
3 6 17 0 8  
-

°-.9286-07 

.1635-07 
-.36'7-07 

CODSINE 

-. 1896-OS 

,737C-C3 

-. S3-09828-06 

-. E2ES 
-.403S-03 

-.77Z5- C7 

-. 8090-03 
-.2:C7-C6 

-. 'O-C 
-. 131L-5 
-. 77u7-06 
-.7422-[S 

-. 7082-06 
-. 8538-CS 

-.7670-06 

-.8132-c6 

-. 9473-06 
-.8079-0C 

.... EL NALYSIS of the single - sided output (48)
 
3ROER HARM 

0 

2 

3 
4 
7 

e 

S 
10 

2!
:2 
.4 

24 

:5 

16 

27 

.
7.NE 

.0C0 

.2135-03 

-.1758-05 

3237-0 3 
.4702-03 
.1052--3 

.6220-CG 

..2eL-CG 

*4345-US 
.3773-05 

.5.l97-06
* E'S?-C 
.352 -CE 

CC-05­
fl122-O5 

.12.-5 

.1290-05 

COD'SINE5MAGNITUDE 

-. 17S2+C2 

.3530-03 

-. 8321-C5 

-

-.,20:9-C3 
-8531-3 

-.4325-05 

-.q687-C5 

-. 46?1-05 
-. 4187-C5 

-. L325-05 

-. 4273-CS 
-.4352-09 

-. q423-Cv 

-. 4305-05 

-.
 
-.4263-05 

MAGNITUDE 

.1693-06 

.82P2-C3 

.2[67-C6 

.1023-02 

-2-6- 6
.9224 3 
.281 -CS 
.553-05 
.1b27-C5 
.9375-06 
.101o-C5 
.7174-06 
.8EC5-G 

.7E70-06 

.8183-C6 

.8480-06 
.8C87-C6 
.17S2+C2t*********;

.4225-03 100.0000 

REL MAG 

.0203 

30.00c 

.0919 

.1087 

122.6247 

.254
0.583U 
*0342 
.1862 
.1711 

.2004 
.121E 
.0860 
.I032 
.0919 

.0981 
-2017 
.0989 
REL MAG. 

.25CE-C5 

.389-05 
.5133-03 
'. -34-3 
.4359-05 

.4635-C5 

.46q2-05 
. E 6-c5 

43-8S
.4E 6rC 
.44%-CE 

.4428-C5 

.444%-05 

q3E3-C5
.442C  

.4454-05 
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1.0568 

1.1381 

1.1253 
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Figure 25 MCISM-7-1 Spectral Analysis (continued) '4
 
ou:,RA','A LYSI S Of gat buffer output (3) 
,O r, R , , DSCNl CCDSINE' 	 MAGN!TUI VOEL MAG FHASE 
-2 5 -Oq C54ES .177c -c4 IC0-OOCC 7 .5711 
2 .7C7'--C7 .Gq76-Oq .647G-Oq 260.2202 -. C626 
3-.!657-03 .9-625-[5 I1E 55- C3 5G o7325 66 C7 44 i---
Il qC--C3 LS$93-04 .Ilql-03 4 -58.48G1 -65.7122 
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-. 3C63 1 75.°392_ -134.q n3 6 
5~~~~~~~~~ _ G 8580dB 	 _.0.+0.lq9c
0 
21 E - q .2123- CZ 	 .2!3 3-C 3 C5 7. 1 E 75cb 27 
i$2 Cq GOq7-Sq .'032q-3 273.2027 8 5429-5.d 
2 z"-r-g 2.r[21C- C3 qC $ -22 .E7S5: second:LI-Cq 
_-- l u 2 45"3,n378 8 5 0 l 51.3 031 14- o q S-3. 9336I Harmonic 
.23.c7-Cq-7 r 9 -Cq .7 313 -c 2E -8 16 b -1-°-l244 
122 .193-0q o8 391- 0q4.847?-04 	 3q0.6152 -8.0225 
13 	 .G SB+-.'-cC2- Cq C.EC4- ECq 2 77.4-q I - 2 E. 7C 6 
4 7qa - 0q .,79.'2 -0q 3,13 9- C, 327.0273 - 22 .6 439 
c CD7 '-2-Cq 	 E2IC.7-C4 737.7z67 -q.3 E
 .. 

17 . O 62 C-Cq 	 E2S:-; 1 333 .3 0 91 -6.6168 
............ YfT of the other gate buffer output (10)
 
v
R Z-R M ]S \1 CO0D S1NE 	 MAGNITUDE- R vL MA ,H'-'A S 
2.I!7 
3'19t]7-03 
.2437 
12 
-O 
7- 05 
Z--IE 3 
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-. 0 UI-[ 
-. 1S0O-04 
3 - ~ C -CU 
.3214-oq 
o46E 4 2-G4 
.200"-03 
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103 .O000 
16 8 .9 319 
G2 .q°O03 
q 3q C9 1 
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-1 7c-. 21-S 
-95.2C33 
11. IPl 
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3 3 -."q 
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I4 .q27E 
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-E C2 -013 
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5 C3-0 
,,q-[ 
S.93e1-0 
953 30So Sr-C0 4 
2a7.-37 5 g 
.7,2 
163.gl775 
:f2.i 7 
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19 1 -Q -S 222-C'L' o9 003-0C 2o10.3230- :72.0. 5 
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qfl.4-Oq 
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Figure 25 MCISM-7-1 Spectral Analysis (continued)
 
FOURIERANALYSIS of drain buffer output (16)
 
OPDER HARM ZSINE COOS1NE MASNITUDE REL MAG PHASE 
o1 .3000.223-01 -,fl124+C1.43-01 
.3124+Cl
.5326-01 5E85.251100.000 ISECCCC-25.4 0--7.4dB gain 
2 -.1275-03 -. 11E-03 .EC4-03 .3181 13117E4-' 49.9dB 
3-.226 
4 
8 
-05 
.1235-04 
*339C-Qu 
.5025-25
.23-0 
-. 6515-06 
-. 2571-C5 
-. 1449-04 
-. 1112-C4 
-.326-06 
.23j1-05 
.1E2[-C4 
.3970-04 
.1255-C4
.4039-0S 
.0044 
.0246 
.0745 
.023G
.0008 
106.0211 
-2C1.232[ 
-211.421C 
-152.3473
-143.531 
secod 
second 
Harmonic 
3 .988-C7 .30'1-06 CC,7 .SEl 
9-~ 
10 
i1 
12 
.23 3-06 
-.,3778-06 
-. 3959-06 
.136 -0 
-,4230-06 
-. 243C-CG 
.1236-06 
.3394-C7 
.4393-08 
.1016-C5 
.4147-06 
.IECBS 
.0003 
oIE 
.000 
.CC04 
15I.25.4 
152.I55 
, 72.-G58 
-72.894 
13 
4 
.2057-05CG 
.1330-Cs 
;,3-05 
.8258-C7 
2483-06 
.EC2-C6 
.0005 
.0003 
-55.9295 
-%.CE 
0."9-0 .. 97-C .2392-0G .0CGq -59.3476 o 
S12:1-CE . ^ES-C6 1247-C6 .0C04 -32. 2CS 
17 .le75-06 .1268-06 .2101-06 .0004 -52.8788 
=?':u=ERAN\LYSIS of source buffer virtual ground (47)
 
O" FA^MRM MSINE CGSINE 	 MAGNITUDE REL MAG FHASE
 
0 CCO00 -. 3202+01 .32O2+01*********** 180.0000
 
1 .42c0-0q .7823-C4 .2S22-C4 100.00CC -2E.7322
 
-. 3242-05 -. 1,32-05 o212-05 .2,C9.62\
 
-. 7a08-E 	 .7928-Cf PPBE -125.838m.57%-07 

.2120-:3 -. 3C7-g5 .113-03 130.9375 -15.1092-- 1S---­
-.. 224-4 .2824-Cq 29.5274 31iZ. 65
 
.4552-04 -. 1026-03 .!124-03 125.9935 -ass.3348
 
7 .12'7-06 -. 7738-C0 

4 

-27.5d. 226-CC .8771 -271.4212 
3 .762-07 - second .8793-05 .9956 -176.3958 Ct7qC-07 -secod- .. 674--G 9S45 175 55eq3 10 	 .9535-06 _ 3 Harmonic 1108-35 1.24!q -220.632
 
.E C7 -. 7_38-25 
 8IC5-C5 .8972 -17S.22E' 
-- oiZ3-I -. 778Q-06 .'330-0S .388 -169.0757 
,.E-OS -. 7 -0E .2:13-CG S9S4 -162.1753 
- 7801-05 .8032-06 .9002 -266.2228S.1913-05 

.8E2-CG .905E' -16E14E1
 
,2t99-06 -. 7845-06 .81q-06 .9130 -204.3683
 
25 	 .1935-06 -. 7847-CE 

-1E3.83q5

.2262-06 -. 7761-CE 	 818C-C6 .056
17 

spectrally analyzing the resultant source voltage.) On the other
 
hand, with the source follower drain buffer, a sinusoidal voltage
 
is applied to the gate while spectrally analyzing the source
 
voltage to find a 49.9 dB rejection of the second harmonic in that
 
case.
 
Finally we examine the spectral analysis of the output;
 
both the differential output and a single side of it, The cancella­
tion of the gate signal component between the two sides results in
 
that component subtracting in the differential output to a value
 
42.5 dB below its value in one side of the balanced output, as also
 
indicated in Figure 25. We must now use this part of the information
 
for mating with the differential current to voltage stage described
 
in the previous section. Examination of Table 1 shows the '"CSRO"
 
circuit readily provides subtraction cancellation exceeding 42.5 dB,
 
thereby confirming the functional compatability between the (MCISM-7-1)
 
and (CSRO-5-5) circuit. But use of the CMOS readout circuit suggests
 
simultaneous use of a CMOS multiplier cell (like that described below)
 
to take full advantage of the fabrication technology.
 
6.2 SPICE Models A CMOS Triode Multiplier
 
A CMOS version of the multiplier of Figure 22 is given in
 
the SPICE CAD program list of Figure 26. As in Figure 23, we point
 
out some of the key constituent subcircuits, which are consistent
 
with the earlier self-bias scheme suggestion to use complementary source
 
followers as gate buffers and depletion-mode PMOS source followers
 
as drain buffers and source virtual-grounds. As indicated, a D in
 
the nam6 of i transistor shows that it is used in "dummy" or "current­
mirror" type subcircuits with only one such set of transistors per
 
integrated chip in order to establish the various load device gate
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Figure 26 SPICE Program List for CMOS Triode Multiplier (LCTBR-l)
 
** $ ,¢ 4 *4 ***4* ***t 4 *e * 4 * 4 44*4*4 *t**,4 t** 3 *e 4 * .$e $ s* $4 5* t ,$ 1544** 
tO POWER CHOS ZORRLATOR tiI SELF RALANCINO R q7AMUT tLCTSR-I1 
DATE 040577 CLOCX 105510 VERSIO
 
*444*=t*4tW*44*4**ttt14*$Q=ll4tttS4tC**t4**I***4**444444**tt**e4**4S*t,4t 
RN 4C 48 lEG
 
RP 40 18 ItS i
 
RNO 40 BE lEG C> D designates "dummy" circuits, only one per
RPfO 40 3r IE chip to set follower load device gate biases 
RI IS SI Imchlkmir"R2 16 92 1 much like "current mirror" function)
 
R3 76 93 1
 
R4 76 94 I
 
C36 36 0 IF
 
CBS 9S 0 IF
 
C53 53 a lOP
 
C57 57 0 lOF
 
CEO 58 0 lP
 
C19 is O SF
 
C48 48 0 5F
 
C17 17 0 IF
 
CQ7 47 0 IF
 
C1 is 0 IP
 
C7S 7S 0 iF
 
C3 3 0 1F
 
CIO 10 0 IF
 
Hui 91 3 47 0 1IPrH3

PM2 2 IC 17 0 YPMD = Depletion PMOST multipliers,
HM3 93 10 47 0 MF9
 
PMi S4 3 17 0 1FM
 
MFIYL 3 53 4 4 HNI
 
YNIYL 10 53 qi 4 MNIMODYL 53 53 44 MN = Complementary source-follower gate buffers. 
KFIYA 7 2 3 t )'N1
KNIYA 7 37 10 4 1MN1 
>)'OYA 7 1 53 4i N1 
HFIXL 16 0 0 0 MPDI 25
 
PNIXL 76 C U 0 PFui Z5
 
MNOL 4? 0 0 0 MFDI 25OL 12 C 0 0 FF0! 25Drain buffers and source 
>MHXL 57 0 G 0 MFOI 25 -
HFOI 25IS 6I1XAE6 7H 0 , virtual-ground buffers.
PNA 8 I 6? 0 Fvrt 2al
 
HFOA 13 1 17 0 HFI 25

>F3XA 5 1 57 C VF 2S_ 
MFIXCS 36 58 4 4 MN1 25 
MNIXCS 86 58 4 4 MNI 25
 
MIOCS 48 59 4 4 MNI 25
 
prOCS 1s 58 4 4 N1 25 
HDXCS 58 53 4 4 MNI 25
 
.MODCL pFf1 FMC VIa=-2 PrH=.s BETA=3E-S CAHIP=D. LAFCOA:IE-2 RC:SCC
 
*0SzCO 3 C3 S:7E-1 C 0=7E-15 CCB2:E-I14 CSD=.I C3St.I' Pq:5 fStlt-'4
 
.MOCEL MFFO FvC VTC:-2 FHI:.52 SZTA:2E-6 CAM~t:.; LAI:Dn:IE-2 FC:!CC

+RS:Z5b3 C3S=1.i-I4 CG3'I.4t-14 CG3=.I C33=.10 C3S'.I Pa:.5 IS:15-14 
.MCDEL MFC2 FVG VTCZ-2.25 FHT:.Ee 3ETA:3-C C;MuA:.Z LACOA:IE-2.rOzSCC
 
4PS=503 C35:7E-15 CGOZ7Z-1S CGSz2S-14 Cadlz? cjs .' I3:.S 
s i=:-fl
 
.YCCEL t'h! N4O VIC:l FHt:.77 2ETAGC-EE CAMVA:I.S LtVCDA:EE-3 ROZ!CC+RS 3O3 CIS=:S C ;0=TE-15 CO2=21E-!4 C93:.2' C35=.2, t'3=.S IS=17Ift 
.MCOEL PN2 NVO ViO=I.E2 FFIT:.77 ztTASGE-E CA.VAI.E LAPBOP=EC-2 FD:£Cc
 
+RS:300 CIS:7E-15 C;0=7!-I CC3:?t-I4 Ca).2' CBS:,.2 03.5 1s:=-14
 
.CODEL YFEI FPC VTCIE5 FyI:.58 GTA3Z-E GAMVA:.2 LAV'OA:IE-2 
+R3503 RSZSO0 CGS:7E-15 CO:7TE-l5 CG3z2Z-1 33:.I C3GZ.IP Pgr.5 ISzIE-14 
VR IS C CC -3 AC IC'CM
 
VYF 2 19 3C a SIN a 1OOM i0OVX7 0
 
VYK 37 0 OC -3 SIN -3 -10CM 'ICCXIIZ 0
 
VXP G 19 DC 0 SIN 0 10DM IOOKI<Z 0
 
VXN CS 0 OC -3 SIN -3 -10CF ICCKRZ 0
 
VI 1 0 -3
 
VCC 1 C DC -3
 
VDD 4 3 Da -10
 
VGG 40 0 OC -15
 
.OUTPUT VOUTO 10 43 PLOT OC HA T9
 
.OUTFUT VOLTP 18 a rLCT OC YA 13
 
.OUTIur V) IS 0 PLOT OC NA Ta
 
.OUTrUT VG 3 0 CLOT DC VA TR
 
.OUTrUT VsF 17 0 PLCT OC HA 7R
 
.OUTFUT VFCS 3E C rLCT OC In
 
*OU1?UT VI! 16 91 'LOT DC TIT
 
.CUTFUT VV2 16 9Z PLOT DC TR ORIQN PAM 18 
.OUTPUT 'Ji 713 FIOT oC 7R
 
.ouTrUT 1 1 7G 9'JCLOT OC T3 or POOR QUAIJT
.DC or VOun3 VR TC VR 2 -8 .i
 
.PC CEC 3 IOHZ 1E 814
 
*TRAN .1US 1OUS FOUR VOUTO IOOKHZ
 
.END
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biases. The resultant circuit node quiescent voltages are tabulated
 
in Figure 27 with the associated transistor quiescent values given
 
in Figure 28, we hotice all transistors excluding the multiplying
 
triodes are in the pentode operating region except the last five
 
NMOSTs , which represent an early attempt at the differential read­
out circuit which ultimately developed into "CSRO." A completely
 
balanced model (LCTBR-l) is presented since the early readout scheme
 
was very sensitive to array threshold nonuniformities.
 
The available SPICE CAD routine provided the swept
 
frequency response curves given in Figure 29. Thus, we may now
 
correlate the subcircuit upper frequency limits with other criteria
 
like power consumption and device geometry. First, we notice that
 
the complementary - follower gate buffer appears usable to signal
 
frequencies near 2 MHz, while it draws only 17.5pa from a 7 volt
 
power supply for a total of 123 iW. with a transconductance of about
 
20 micromhos (consistent with the requirement predicted in section
 
4.2). Note that, together, the two types of buffers provide a DC
 
bias for the multipler of 4.5 volts to give CVGS - VTI = 6.5 volts in
 
LCTBR-l and 7.7 volts to give (VGS - VT)= 5.7 volts in MCISM-7-1.
 
The acceptable harmonic error rejection values indicated in Figures
 
25 and 30 show two important points. (1) Harmonic distortion by the
 
buffers is acceptably low for all three types: PMOS drain-buffer
 
source followers, PMOS gate buffer inverter, and NMOS (complementary)
 
gate buffer follower. (2) The self bias provided by the complementary
 
scheme gives multiplier DC bias adequate for good linear triode
 
multiplication.
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Figure 27 - LCTBR-1 Circuit Quiescent Points. 
LCi POWER 6OS CORRELATOa WITH SELF BALANCING & FEAO0L1 ILCTBR-3)
 
SHALL SIGNAL BIAS SOLUTION
 
NODE VOLTAGE NODE 

11 -3.(OCO C 22 
1 6) -3.0003 7) 
17) -2.eCOC C 18) 
E 371 -3.0000 401 
53) -7.2872 t 57) 
S7G; -2.8O07 C 86 
t S3 -2.8007 1 3B4 
VOLTAGE 

-3[.CO 
-3.0000 

-8.7826 

-15.000 
-2.7952 

-8.7628 

-2.8C07 
VOLlAGE SOLRCE CURRENTS
 
NAhE CURRENT
 
VR 0.000 

VYF C.OCC 

VYN 0.000 
VXF 0.000 
VXN 0.000 
V1 O.00 
VCC -5.257-05 

VCE 1.537-03 

VGG 2.495-05 

NODE VOLTAGE NODE VOLTAGE 
C 33 -7.2877 C ql -2E.CCCC 
( 102 -7.2877 t TG) -2.8007 
t 195 -3.COCC ( 361 -8.1628 
C 47) -2.8007 C 48) -8.7628 
( 58) -7.5S25 CE6 -3.CtCO 
t SI) -2.8007 t 923 -2.8007 
AMPS 
AMPS 
AMFS 
AMPS 
AFS 
A FS 
AMPS 
AMPS 
AMPS 
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Figure 28 The Quiescent Operating Points for LCTBR-I Transistor
 
.Sr VT CPE:ATING PorNTS 
0A.HODEL ID Vos VDS V3S GM GDS OMss CBD CS' 
=M D -1.000-4L -q"q4+8O0 0.000 2.801+00 0.00D Z.522-05 0.000 3.832-14 3.39Z-14 
F2 YCc -!.C00-14 -4.487+[0 0.0CC 2.eCIsCC C.CCC 2. 21-CS C.CCC 3.66Z-14 3.892-14 
M3 MFM5 -i.c0o-24 -4.47W700 0.000 z.8C1+0 0.000 2.523-05 O-.OO 3.892-14 3.892-14 
M. F4 C -. 000-24 -4.487+[0 O.CC 2.2CI+Ca C.ECC 2.E21-c! C.CCC 3.822-14 3.892-14 
FIYL YI 1.752-05 2.722+00 2.712+30 0.000 2.051-05 5.107-08 j.863-05 7.837-14 1.923-13 
\:YL VN! I .7E2-05 2.712+C 2.7124CE C.0 .I51-5 .IE 7-CE 1.8S3-CS 7.851-14 1.9SC-13 
DYL N." .752-05 2.712C0 2.712#CC 0.CEC 2.1E1-15 E.![1-[E 1.863-C5 7.857-24 2.951-13 
F:VA SV1 2.752-05 4.238+00 4.28+00 -2.712*00 2.051-05 5.095-08 8.786-OS 5.166-14 7.S84-14 
N: r,%NI 1.752-05 4.283+00 4.283+l0 -2.712*O0 2.051-05 5.035-08 8.788-06 5.166-14 7.684-14 
DYA F11 1.752-C5 4.2ESC0 4.2E8+EC -2.772+0f 2.C51-15 f.(SE-CE E.796-06 E.IE-14 7.884-14 
PIXL MX01 -3.'21-04 E°C00 -2.8C1I* C.ECC0 0.01-t4 1.456-CE 2.323-C5 S.735-13 2.485-12 
N:X. MFD: -3.C21-04 0.000 -2.801+CO 0.000 3.011-04 1.495-06 3.933-05 9.739-13 2.435-12 
.',Z7L -3.021-04 0.000 -2.80130 0.000 3.011-04 1.495-06 3.933-05 9.739-13 2.485-12 
FCL RPS1 -3.021-04 C.C[C -2.8C 1+E 0.000 3.0I1-[4 1.4SE-CE 2.933-05 S.739-13 2.485-12 
oXf 431 -3. Cz- a 0.000 -2.735*:0 0.000 3.011-04 1.495-06 3.933-05 '.747-13 2.485-12 
FIX MEFCI -3.521-04 -I.SS3-Cl -5.9E24tC 2.ECI+CC 3.C11-14 1.483-CE 2.636-G5 !.810-13 S.721-1: 
NIXt XP01 -3.C21-04 -1.923-Cl -5.SEZC 2. ECI+ CC 3.Cl1-t4 .48!-CE I.676-05 !.81-13 S.721-12 
%!A M=11 -3.C21-04 -1.993-01 -5.9'2+00 2.801.ff 3.0104 1.483-06 1.636-05 5.810-13 9.721-13 
P3A M31 -3.021-04 -1.993-01 -5.962 00 2.8012vD 3.011-04 1.483-06 1.636-05 5.810-13 9.721-13 
D'A VFCI -3.021-r4 -2.C42-C -4.78E5+ 2.7!5*CC 3.012-Eq 1.t87-E 1.637-0.5 C.221-13 9.729-1. 
'ixc1 YN1 2.q59-Cq 2.42L+C0 1.2274[C C.11 3.EES-C4 E.EOZ-ES 2 .3E5- 2.885-2z 4.32-1; 
NMXCS MNi 2.959-04 2. 420+O 1.237+00 0.000 3.r99-04 5.903-05 3.-35-04 2.685-12 4.992-I; 
NCCS VN1 2.255-C4 .2.42C+C0 2.2274CC Z.CCC 2.82S-C4 E.803-[! 1.365-04 2.Ee5-12 4.982-1 
Pols MI 2.959-04 2.q20+00 1.237+00 0.000 3.G99-04 5.603-05 3.365-04 2.S85-12 4.982-1; 
DXC5 MNI 3.021-04 2.420+00 2.4q0030 0.00 4.25B-04 1.060-06 3.87Z-04 Z.070-12 4.982-1 
Figure 29 LCTBR-1 Swept Frequency Response 
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Figure 29 LCTBR-1 Swept Frequency Response (continued) 
LCV FC!EP CVCS CORRELAtOR WITH SELF BALANCING & FEADOLT tLCTBR-2) SPCE -PCE 
AC ANALYSIS TEMPEFATUFE 2Z.ECC DEC C 
FRE6GENCY FACNITUDE OF VG (Gate buffer) 
I .C003 2 .CCC-C2 .tcc-c1 I.CC0CC 1*CCCi 
2.15q+ol
.644C1 
3,0^: 32 
2 .: E.4C24 .. 12+22 
. CC:.C3 
2.. Q' CS 
4.S' ,24C3 
1.600-34 
2 15r4 
k q620 
...25 5 
5.5CCC£177-02 
S.977-026.977-02 
6.277-C2 
6.C77-G2G.3577-C2 
E .7-C2 
G. 277-32 
6 .9 17-02)
5.977-02 
6.977-02 
.979-02> 
G .9 73 ­ 0 2 
6.91i-02 
) 
>
>) 
>1> 
> )4 
2.1E4406 
4.S1,2+06 
2.154+17C.6424 7 
1.000+08 
.SIl-C2) 
U.024-02 
1.035-02>51CG-03 
2A58-03 > 
> 
FREGUENC? MACNIrUDE OF VD (Drain buffer) 
6.310-03 1.585-02 3.981-02 1.0OC-C1 2.szz-O: 
1.03C001 
2.E4C 
4-G 2-01I.CCC4[2 
2.1 5402 
q A42,C2
1.000j*3
2.154+C3 
.642*03 
2.CCC+04 
8.288-02 
.IES-02 
8.138-02B.1 86-02> 
8.133-02> 
8.18-02 
3.138-02 
8.IE8-C2 
8.133-02 
" 8.188-02 
1 
0 
> 
> 
> 
> 
> 
> 
Z 
.I54q204
'.S~2.C? 
2.1544's 
,.4.Ecl24CS
1.300+07 
2.154107 
;.G'42437 
I.Ocaics 
E.Ci75-C2 
7.138-02 
O.188-02 
9.5*097 C
8.135-02 8.C40.175-C2 
8.126-02 
7.9C14-02 
7.062-02> 
5.0502 
2.576-C2 
1.474-02 
Lt 
1 4~ 
I 
> 
------------------------------------------------------------------------------------------------------------------------------------------------­
>> 
> 
> 
> 
-
o
 
Figure 30 LCTBR-I Differential Output Spectral Analysis
 
(LCI2R-21
LOW POWER CXCS CORRELA7OR WITH SELF SALANCIhG & FEADCL1 

FOLRIER ANALYSIS
 
FOLRPIER CCMFONENTS OF TRANSIENT RESFONSE CF VOLtD
 
rc CCKtfDENT = -2.671-CS6 
HARMONIC 
N. 
FRQGU-NCY 
(FZ2 
FOURIER 
CCVFOhiNT 
NORHALTSSD 
COl4FOlEhl 
PiASE 
1EC 
NORqALIZED 
PHASE tnEC) 
2 1.OOC4O5 5.518-OS E.CCCCCE -SQ.C85 *CCC 
2 2.000+05 5.216-0S .9452C3 -10.04 -5.920 
3 3.0OC405 6.234-04 212.EG31!4 EE.288 149.273 
4.000*05 ;.315-OC .8905S0 -108.89S -14.812 
5 E.COC05 5.925-04 ICT.41EESC -142.5qC -42.4E 
o 6.000+05 4.532-06 .830230 -117.398 -23.313 
7 7.000,05 4.547-06 .823984 -118.S89 -24.604 
a 8.CoC4OS 4.17C-06 .755555 -124 .1h8 -3c. 713 
9 3.C00C5 3S92S-Cs .711250 -129.333 -34.308 
TOTAL iARGONIC DISTORTION = 15589.3G0352 ?P7CENT
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Additionaldata from the two typical CAD models are
 
presented in Table 2 for easier comparison and analysis. Quite
 
apparent is the reduced power consumption of the complementary
 
follower versus the small inverter for providing comparable gate
 
buffering. Also shown in Table 2 are the power economies enabled
 
by the use of depletion mode PMOS in the CSRO and LCTBR-I models
 
versus the enhancment-mode MCISM-7-1 model.
 
6.3 	 Performance As A Function of Design and Process Parameters
 
In the above section, we saw the impact of depletion mode
 
versus enhancement mode transistors on power consumption. Also
 
implied was a dependence on device geometry. Consequently, further
 
specification of performance limits the range of many of the device
 
design parameters.
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TABLE 2 TRIODE MULTIPLIER BUFFERS' SPEED AND POWER
 
CIRCUIT
 
ITEM MClSM-7-1 LCTBR-1 CSRO
 
Gate Buffer PMOS INVEP NMOS EULIOWER ­
current,r a. 54.3 17.5 ­
power supply, volts 20 7 ­
power consumption, mW 1.086 0.123 ­
transconductance, micrcsnhos (22.6) 20.5 ­
maximum frequency, 1fz ( 2.2) 2 -
PMOS FOLLOWERS
Drain Source Buffers 

Drain Buffer Transistor Name Q45 MPIXL MPOA 
geometry (W/L) 28.6 (40.34) 14 
current, pa. 100.7 302.1 134.7 
(VGS-VT), volts 1.20 2 2 
transconductance, micronhos (168) 301.1 104.5 
power supply, volts 8 8 5 
power consumption, mW 0.806 2.42 0.674 
maximum frequency, MHz (2.5) 5 (1.7) 
Multiplier Triode (W/L) 1 (1.1) 
Buffer/Multiplier Ratio 28.6 37.5 
Multiplier "Self-Bais" 
(VGs - VT), volts 5,7 6.5
 
Source-Current Readout: current,ua. - 151.2 
power supply, volts - 12 
power consumption for half of 
balanced triode multiplier, rW, 
-. 1 81 
maximum frequency, MHz - 1 
(XXX)indicates data not predicted by CAD routine but extrapolated therefram.
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6.3.1 Input Dynamic Range
 
If one defines the input dynamic range as the ratio of
 
the maximum to minimum usable signals as prescribed by the desired
 
rejection ratios, then combining the results of the preceding
 
sections (i.e., equations 30,37, and 39) give a direct formula for
 
the input dynamic range in terms of chip geometry and voltages. It
 
may readily be shown that the greatest input dynamic range is obtained
 
when the ac drain signal is held constant at its minimum value:
 
Xma=x (constantl = X m AVT (52)
 
We then derive 
Y max Yy min = (AVT) (53) 
by substitution into equation C371:
 
41(AVT) (r d/2 + )(YO- VT m (i + rd/2) (AVT) 
or, for a singly-balanced triode multiplier, the direct output
 
is governed by
 
o rn >(Tm /P /2+fl+ P12±A 
Using equation (54) for the case of 0.1 volt threshold uniformity
 
and both *and rd are to be 40 dB, with = 10, gives the result
 
(Y - VT m) >605 volts. This absurd result is further evidence of 
the need for a special technique to ease the rigorous conditions 
imposed by equation (54). One fihal remark on equation (-. ) is 
needed here before we show how published experimental array data1 
support equation (S4 ). From Equation(54),it is obvious that the 
input dynamic range to a multiplier array, 1 , as defined by equation 
(53) is severely limited, at best. The limited input dynamic range
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of the multiplier array contrasts sharply with the average dynamic
 
range of many imaging or simple analog delay CTD's which may some­
times be as large as 80 dB. That is, the multiplier array cannot
 
fully use the typical dyanmic range of the CTD analog delay lines at
 
its input.
 
An alternate definition for input dynamic range may also
 
be considered. Above, the two-minimum signals are defined as compar­
able to the array threshold nonuniformities, (AVT), since sample-to­
sample signal increments of that value would be difficult to distinguish
 
from the comparable "voltage" increments arising from fabrication
 
nonuniformities. The alternate definition for minimum input signal
 
is the minimum input signal-increment needed to give signal detection
 
at the output with unity signal-to-noise ratio. Thus, over and above
 
the array nonuniformity problem (which is likely to be indistinguish­
able from the signal); this definition is more complex and involves
 
the specific nature of the output, especially its minimum detectable
 
signal, as well as some effective device transfer function. Indepen­
dent of the fine points of the definition of input dynamic range, we
 
must still address the question "can a CTD/MOS triode correlator chip
 
not requiring exotic fabrication ever become a practical reality?"
 
In applying equation (.54), we can no longer ignore the 
restriciton of equation (30) which was not previously incorporated 
into equation (54). We recall equation (301 relates the maximum ac 
signal on the gate to the gate harmonic distortion rejection rg% 
as well as the geometric ratios of the buffer and the triode; 
grB (30) 
Ymax aem cr 
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As derived earlier, the drain buffer is best configured as a source
 
follower fed by a current source (CS), thereby enabling us to give
 
some additional useful relationships for equation (30). From the
 
pentode equation:
 
Mox 
 2 
k GS -VT)2 55 L 
it may be shown that
 
21 21 [ B 
gM = V _ x__(W/L) 1/2V CS C_ 
m - (VGS - VT) B (VGS - VT)CS (W/L)(6 
or
 
=gmB YCox B (VGs - VT)CS C571 
L) C] GS0 TBC 
Combining equations (30) and(57) gives 
(VGs - VT)CS [(W/L)B (W/L)cs ] / (58) 
Ymax r g (W/L)m 
Substituting equation (58) into (53) yields a more useful description 
of the input dyanmic range, : 
[(W/L)B (W/L)cs 1/2 
_ 
GS - VT)CSYmax 

Ymin ( AVT rg) (W/L)m (59)
 
Use of CMOS with depletion mode P-channel for lower power gives
 
(VGS - VT)CS pinch-off voltage -2 volts; and for AVTf 0.1 volt,
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we find,
 
(VGs - VT)CS 
AVT
 
thereby leaving the input dynamtc range r dominantly controlled by
 
the buffer/multiplier triode geometry and the desired error rejection
 
ratios. Having reformulated into a more useful expression, we may
 
do likewise for equation (54), and at the same time incorporate
 
additional factors to account for the benefits of the sequential
 
multiply operator as well as doubly versus singly balanced operation.
 
We define a new set of performance parameters, designated
 
with a prime, which specify the desired performance at the output of
 
the sequential processor and are related to the corresponding per­
formance parameters within an equivalent singly balanced triode array.
 
Table 3 concisely summarizes such a relationship for modifying formu­
las (54) and (59) by means of a minimum expected enhancement ratio.
 
TABLE 3
 
PROJECTED PERFORMANCE ENHANCEMENT FOR A BALANCED TRIODE MULTIPLIER
 
Symbol for Value Equivalent Unprocessed 
After Sequential Expected Enhancement Singly Balanced 
Item Processing Source Typical Minimum 
10d 6d8 g = Jr.g)/2Gate Harmonic Double vs 
Distortion Single 
Rejection Balance 
Drain Harmonic 1" Sequential 10d 6dB rd (r[ )/2d' 

Distortion Multiply 
Rejection Operator 
Input Feedthrough '" Sequential 60 d6 50d I ,= (,') /316 
Rejection Multiply 
Operator 1 
Substituting from Table 3 into (54) and (59) we find 
I(W/L)B (W/L)CS] 1/2(VGS - VT)CS 
(632) -(AVT) V/8 (W/L)m (60) 
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- VT iO)In 3.16x10- 3AV T = (P' 4'+)+Fd/+d , r/4 
(61) 
These formulas now enable us to use an attractive 40-dB 
rejection ratio for each source of errorQp=r-d = Pg = 10Q4to 
predict the resultant input dynamic range. For the low power CMOS 
with depletion mode P-channnel buffers, a reasonable range for 
(Yo - VT ) is 5 to 7 volts with an approximate value of 0.1 volts 
mfor AVT' thereby giving an estimate of
 
= -T316 d4 - d/4 (62)FY o-VTm" 
or = 82 or 38.3 dB. This result, however, cannot exceed the 
restriction of equatLon (60). A typical pinchoff for our depletion 
mode P-channel is about 2 volts, thereby yielding 
l(W/L)B (W/L)cs ] 1 /2 (63)65.(W/L) 

6.3.2 Power and Speed versus Size
 
Design decisions made at this point strongly influence
 
the power consumption per multiplier, since it affects the main
 
power users in the multipliers, namely, the source and drain buffers
 
The 38-dB input dynamic range arose from a triode bias that can be
 
achieved from the same complementary buffers mentioned in the
 
description of the pentode squaring multiplier, and partially
 
incorporated in the LCTBR-1 model so as to give a 4.5 volt dc
 
gate bias augmented by a 2 volt pinch-off. Now for the drain­
source buffers to meet the condition of equation (63), we note
 
that a 2-volt pinch-off P-channel FET with gate and source con­
nected conducts about 12 pA for unity (W/L), so for (W/L) = 65
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the current becomes 780 vA for a minimum power consumption of 3.9
 
mW per buffer.
 
An attractive option, however, is to use a smaller current
 
source with a larger source-follower buffer. While this saves power
 
in direct proportion to the reduction of the current source, the
 
size of the buffer rapidly becomes unmanagable, A potential com­
promise is to reduce the current source by a factor of three while
 
increasing the buffer by three times so as to still satisfy equation
 
(63). This results in a drain buffer power of 1.3 mW (that is,
 
260 PA at 5 volts) while the frequency response of this buffer extends
 
to nearly 7.5 MHz. Allowing for a 5 micrometer source drain spacing
 
after diffusion, the net transverse dimension becomes 0.0384 inch,
 
which is a rather sizable MOSFET.
 
6.4 Performance Enhancement Techniques
 
So far much of the discussion and derived formation involves
 
singly-balanced triode multipliers as illustrated in Figures (7) and
 
(8), with occasional references to more highly balanced configura­
tions as in Figure (22). As long as the complementary buffers
 
provide adequate bias to the multipliers, more distortion errors
 
arise from the pentode mode buffers carrying the multiplier currents
 
than from the nonlinearities of the multiplier triode itself.
 
6.4.1 Double-Balanced Triode Configuration
 
In Figures (7 ) and ( 8), the reference triode, QR, is
 
given a dc gate bias which is equivalent to creating a fixed conduc­
tance equal to the dc average value of the modulated conductance,
 
QM. Since the currents through the two conductances are differenced,
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the large components of the currents due directly to the signal
 
applied to the common (drain) conductance node should cancel,
 
leaving only the product current arising from the modulated
 
conductances, as implied in equation C26). Now, if an ac signal
 
shifted 1800 in phase from the ac component on the gate of QM is
 
added to the dc already on the gate of QR, we observe two important
 
improvements in the multipli6ation.
 
First is a doubling of the desired product current
 
since subtraction of currents through conductances which are modu'
 
lated 1800 out of phase gives constructive addition of the two
 
components. Note the dc conductances are still the same and help
 
cancel a direct feedthrough of the signal applied to the multiplier
 
drain. ,But with the second conductance modulated 1800 out of phase
 
from the first, the incremental currents related to the multiplier
 
gate signal nominally cancel at the common (drain) conductance node
 
driven by the drain buffer. Or equivalently, in order to apply
 
equation (30), we may describe the balanced (push-pull) gate opera­
tion as nominally cancelling the effective ac voltage V to a much
y
 
smaller value, thereby increasing the rejection of gate signal
 
distortion.
 
The benefits of such nominal cancellation are clearly
 
listed in Table 4 which is derived by MSINC computer-aided-design
 
(CAD) modelling of the various multiplier circuits. The four
 
parts of the Table give the spectral analysis of the output for
 
basically identical triodes, buffers, and biases configured first
 
as singly balanced, then doubly balanced, and finally as quadruply
 
balanced multipliers. Figure 22 illustrates the important elements
 
needed to give (1) self-biasing implied by the "dummy" reference
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TABLE 4
 
COMPARISON OF TRIODE MULTIPLIER CONFIGURATION CINCLUDING BUFFERS)
 
Configuration (MCISM) 

Input. (mV)
 
Drain - FD = 60 KHz
Gate - FG = 300 KHz 
Output (Fourier Coef) 
(pV) FG - FD 
FG +FD 
RSS (FG± FD) 
FD 
FG 
2 FD 
2F G 
RSS (2 F G+FD) 
ASS (FG t 2 FD ) 
Drain Harmonic Rejection 
Gate Harmonic Rejection 
RSS4G,2 FG±FD) Distortion 
RSS (2FQFGt2 FD) 
Distortion 
Total RSS Distortion 
Input Feedthrough
Rejection. 	 Drain 
Gate 
Single Bal (4-4) 
0 DC; 125 AC0 DC, 125 AC 
244 

208 

321 

174 

106 

0.704 
1 042 
1 937 
1 004 
53.2 dB 
49 8 dB 
43.3 dB 
48.3 dB 
42 1 dB 
5.3 dB 
9.6 dB 
Double Bal (6-9) 
200 DC; 125 AC200 DC; 250,-300 AC 
982 

838 

1290 

851 

2730 

2266 
2908 
3.280 
3486 
55 1 dB 

52 9 dB 

494dB 

498dB 
46 6 dB 
36 dB 

- 6.5 d6 

Quad Bal (7-1) 
+200, +200 DC, +125 AC200 DC; +250,-300 AC 
1023 

922 

1377 

834 

0629 

0629 

0838 

1 752 

.950 
66 8dB 
64 3 dB 
57.0 dB 
61 4 dB 
55 7 dB 
44dB 
66.8 dB 
Quad Bal (7-2) 
+200 DC; 125 AC 
-200 DC, -150 AC200 DC; +250, -300 AC 
1139
 
1028
 
1534
 
929
 
3159
 
1.823 
3.803 
3.879 
3.900 
58 5 
52.1 
490 
51 0 
46.9 
44 
- 6.3 
77-0321-T-21 
level, X' 0 , and (2) on-chip product-current-summation at internal­
voltage-controlled, ac-virtual-ground node with current-to-voltage 
conversion by means of the "grounded-gate" source-input stages 
having the "dummy" reference level X10 on their gates and operating 
in the pentode mode so that voltage fluctuations on the drains Cwhich 
are connected in common as indicated in the figurel have negligible 
effect on the virtual ground nodes. In fact, in the CAD simulation, 
the summation busses were biased through 20K ohm resistor to convert 
current to voltage with the differential output voltage equal to the 
voltage difference between the two pentode drains connected to the 
summation busses. Unneeded eleients were simply disconnected for 
the single and double balanced simulations. 
In Table 4, all ac values are Fourier coefficients giving
 
the center-to-peak value of the sine wave. The input dc values are
 
the quantities (X0 - X'0 ), (X"° - X'0 ) for the drain and (Y0 - Y'1)
 
for the gate, and are intended to approximate a worst-case array
 
threshold nonuniformity which may develop at any individual multi­
plier due to the self-bias technique or the user/operator bias
 
routine described earlier. No such threshold nonuniformities were
 
incorporated in the singly balanced model, so we must assume those
 
output results to be the best performance limit. Thus, in the first
 
two columns, we are really comparing "best case" of singly balanced
 
versus "worst case" of doubly balanced, with the gate signal more than doubled for
 
the latter case.
 
First, the four fnld increase in outout signal is obvious­
twice for the larger input signal and twice for the double balancing,
 
Secondly, rejection of distortion at (2 fG' 2 fG fD)is improved by
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6 dB despite a more than doubled gate signal and a dc source/drain
 
bias, both of which should have rejection of that distortion worse
 
in a singly balanced multiplier.
 
Consequently, the -dublybalanced version appears to
 
have a significant performance advantage of about 10L-dB harmonic
 
distortion rejection over the singebaanG ge~ at no extra
 
cst of -owexorcomnj ity_.tn _thethjxi_ tiplier cell.
 
The true added cost of the better performance is the
 
differential input stage with balanced outputs feeding two rather
 
than one CTD analog delay line.
 
An important comment on achieving the balanced
 
or push-pull gate signal is needed here. Use of a differential­
input balanced output circuit at each and every multiplier location
 
has been previously investigated both at Westinghouse and elsewhere.(7 )
 
It is our conclusion that such an approach not only adds extra
 
complexity, real estate, and power consumption at each multiplier
 
location, but also is likely to result in greater nonuniformities
 
across an array. A single serial differential-input, balanced­
output circuit feeding two delay lines with source-follower buffer
 
is more likely to give uniform parallel outputs than an array of
 
dif-amps (whose balanced outputs resemble the output drains of
 
MOSFET inverter stages) with nonuniform inputs and current sources.
 
6.4.2 Quadruply-Balanced Triode Configuration
 
In the preceding configurations, a single drain driver
 
applied a signal to the common drain node of a matched pair of
 
conductances which are modulated by a suitably applied gate signal.
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That is, the (complementary) y-related "gate-signal" currents may
 
be pictured as circulating in the QM/QR loop of Figure 13, which
 
becomes a closed loop by means of the virtual-ground source buffers
 
connected to the two triode sources, with only the uncancelled/
 
differential constituent of the y-related current flowing in the
 
drain buffer. The next level of balancing requires the addition
 
of a second drain driver anda second set of matched M0MQ' triode
 
conductances, as shown in Figure 22, with their sources cross­
coupled to the two previously-used, self-biasing ac-virtual-grounds.
 
As with the doubly-balanced triode configuration, the (complementaryl
 
x-related,"drain-signal" currents may be pictured as circulating
 
between the two oppositely-phased drain buffers through the two
 
pairs of triodes with only a small unbalanced differential component
 
flowing through the virtual-ground source buffers, The second drain
 
driver is associated with a second CTD analog delay line transporting
 
a signal of opposite phase relative to that in the CTD shift register
 
which supplies the first drain driver. As with the balanced gate
 
signals, the "push-pull" operation for the two drain drivers is
 
easily achieved via a single differential-input balanced-output
 
circuit feeding two CTD shift registers. In this case, however,
 
the second shift register was already previously used as the dummy
 
reference level element and requires only minimal change to provide
 
the needed "push-pull" signals to the two drain drivers.
 
Examination of the results in Table 4 for the quadruply
 
balanced configuration show nearly 10 dB additional total harmonic
 
distortion rejection for the case when the equivalent dc offsets
 
are the same and the ac signals are equal and opposite. The more
 
likely case is that both the ac and dc components will be different.
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It may indeed be shown that the input feedthrough rejection of the
 
gate drains are opposing. On the other hand, the output signal did
 
not double relative to the output of the comparable doubly balanced
 
configuration. Thus, Table 4 does not demonstrate an obvious vastly
 
superior performance for the quadruply ba-lanced configuration. Con­
sequently, additonal computer simuiation and breadboard investigation
 
are still needed to evaluate the merits of the quadruply balanced
 
multiplier, since each basic multiplier cell contains an extra buffer
 
and triode pair not needed in the simpler version.
 
6.4.3 	 Sequential Multiply Architecture
 
The general architectural requirements for the sequential
 
multiply were presented in Figure 9 through 12. Namely there must
 
be interlaced storage for both reference and data in both signal
 
channels. For the self-bias of triode multipliers, there must be
 
additional"reference-only" cells which are used to set the voltage
 
for the ac-virtual-ground current summing. All these requirements
 
have been incorporated in Figure 31, 32, 33 and 34, which may be
 
regarded as block diagrams for the various attractive multiplier
 
configurations.
 
To provide for a valid self-bias reference level needed
 
at all times by the singly balanced (Figure 31) and the quadruply­
balanced (Figure S4) triodes, both configurations use the sample/
 
hold buffered tap described in Figure 2. Fully synchronized analog
 
data availability in both the double balanced triode (Figure 32)
 
and the dual pentode (Figure 33) permit virtually any type of NDRO
 
tap. This feature in the doubly-balanced triode is achieved by
 
means of a full "dummy" reference only channel solely for averaging
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over the array to set the self-bias. In all cases where 4pusk-pull"
 
balancing is used (i.e. all except for the singly-balanced triode
 
of Figure 31), a serial input differential stage with balanced out­
puts is used to feed two symmetric shift registers for each such
 
channel. In such push-pull channels, complementary data are inter­
laced with reference-only samples and move together through the
 
registers as indicated in Figure 32. 33, and 34.
 
A final comment on the use of balanced configurations with
 
the serial multiply operator: the previously presented theory based
 
only on a single (not paired) triode suggests that such a single
 
multiplying element could give a usable output product when processed
 
by an ideal sequential multiply operator. The real limitation,
 
however, is the accuracy of the four sequential additions/subtractions.
 
Consequently, coarse "geometric" balancing is used in all cases to
 
provide an initial approximate cancellation so as to relax the accu­
racy requirements for the sequential arithmetic.
 
6.5 Performance Comparison:' Single Multiplier Versus Multiplier Array
 
So'far we have examined many of the components of CCD­
based correlators as well as some of their interactions. We will
 
now discuss the probable characteristics of an array of such com­
ponents as illustrated in Figure 31. Buffer stages indicated by
 
triangles are essentially like those included in the circuit of
 
Figure 22, where the self-bias, ac-virtual-ground readout buffers
 
of Figure 22 correspond to the triangles containing the algebraic
 
signs. While alternate means can be used to achieve the self-bias
 
function, the approach implied in Figure 31 accomplishes array
 
threshold averaging and is also amenable to the slight change needed
 
to incorporate other necessary schemes required for desired perfor­
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mance. Thus, for the remainder of the technical discussion, the
 
architecture of Figure 31 will be the minimally assumed configuration.
 
In order to better understand how an array like that of
 
Figure 31 operates, we must first describe the behavior of the
 
array in terms of the previously described behavior of its constitu­
ents,
 
Hence, we define an analQg multiplier cell building block
 
to consist of those CCD analog delay stages with suitably buffered
 
nondestructive readouts appropriately interconnected with multiplying
 
elements so as to provide all the necessary simultaneous (parallel)
 
analog data to a common ton-chip) output-processing circuit which
 
completes the computation of a true four-quadrant multiply (to
 
include dc restoration as needed) and gives a fully-reconstructed,
 
ptep-wise output waveform.
 
For example, the circuit of Figure 22 with the addition
 
of the associated CCD delay stages forms the building block for a
 
quadruply-balanced triode multiplier cell.
 
Previously, we observed that any such multiplier cell is 
most critically characterized by spectral analysis of its output. 
The relative amplitudes of the various spectral components of the 
output (when two sine waves are applied inputs) readily pinpoints 
such problem areas as lack of detailed balance, excessively large 
signals or other harmonic/intermodulation distortions arising from 
inadequate buffer conductance, etc. But, this analysis tool must 
be corrected for use with arrays like th&t of Figure 31. From the 
CAD simulations presented in Table 4 we recall the Fourier components 
of interest included: fD' f, fG fD 2f0 , 2fD' 2fG + fD' and fG+2f 
98 + D G D
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where fD and fG are the frequencies applied respectively to the
 
drain and gate of the triode multiplier. To see the effect on
 
each Fourier component, we first examine an array of ideal multi­
pliers as illustrated in Figure 1, From sampled data theory we
 
have
 
x1 =x sin27f D (t -kT c )
 
°Y =ysin 2r fG (t-kT0 ) (64)
 
where 1 < k < N is the index within the array and T is the data
c 
sampling interval. Hence, the ideal output becomes
 
N 
z (t) E xy sin 2r fD (t-kTC) sin 2ir fG (t-kTc) (65)
k=1
 
Rewriting,
 
N 
z(t) 2os . oo G%) (t-k O) - cos 2 ir( G+f) (t-kT ) 
k=1 (66) 
Hence, the general summation is of the form
 
N 
S= E cos 27f (t-kTc) (67) 
k=1
 
To simplify the analysis, we approximate the discrete summation of
 
equation .(67) by an integral over the same time period, letting g=
 
t-kTc and dg=-Tcdk, to obtain
 
t-N Te
 
S (-l/T) f cos 2r fg dg
 
t-T
c (68) 
Thus S = (2 fT )I sin 2w f (t-Tc) - sin 27 f(t-N Tc) 
Rearranging, 
S5- (rf T ) 1 sinrf (N-I)T cos 2n f (t-Ei T)(6S- 2 T) (69) 
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Nn r 1lI
 
Cos 2f ) ( 2v- o 2 T cco f (N-i) Os r 
k[5 , J 
(70) 
Now we may apply the result of equation (70) to either the ideal
 
multiplier array of equation (66) or the more realistic predic­
tions of Table 4. The output spectrum of such an array will have
 
different amplitudes approximately adjusted by the factor
 
r sin -i)Ti (N-i) I f (N-i) T 
(71)
 
where the array contains N cells and f is the frequency of the
 
spectral component of interest. Let us consider a hypothetical
 
example where a 10 vsec sample interval is used while the inputs
 
to a 32 point array are sine waves with the frequencies, fD=6kHz
 
and fG =7kHz. The resultant relative correction factors from
 
equation (71) relating array spectra to Average cell spectra become:
 
Fourier f f f f 2f I f+ 2f 
Carponent G-D D fG D GG 
Frequency 1 kHz 
Adjustment [1.42dB 6kHz 22.75dB 7kHz 22.54dB 12kHz 23.62dB 13 kHz 42.58dB 14 kHz 23.84dB 
That is, if the average constituent cell had an input feedthrough
 
of fD comparable to the sum or difference frequency, in the array
 
output that feedthrough would appear to be (22.75-1.42) = 21.33
 
dB below the difference frequency output due solely to the sampled
 
data correction factor of equation (71). Thus, formula (71) enables
 
diagnosis of array spectra data into that for the Average cell so
 
as to pinpoint problem areas of inadequate performance.
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7.0 DELIVERED HARDWARE
 
During the course of the contract a few hardware items
 
have been fabricated and delivered. In this section, we first
 
briefly describe the various delivered items, followed by a summary
 
of the published performance data.
 
7.1 MOSFET/CCD "Building Blocks"
 
To experimentally investigate the various sources of
 
distortion and/or offsets as well as other circuit performance
 
characteristics, a general purpose array of sixteen PMOSFET's
 
were fabricated on a CCD chip. The metallization pattern for
 
this array is illustrated in Figure 35.- The MOST's have a variety
 
of width to length ratios (W/L), indicated by the number adjacent
 
to each gate. The following distribution of devices was selected;
 
8 with W/L = 54 with W/L = 10
 
2 with W/L = 50
 
2 with W/L = 100
 
The serial in/parallel out analog delay lines initially used
 
were those developed at Westinghouse for use in various CTD discrete
 
analog signal processing programs, such as some supported by the
 
Naval Research Laboratories (contract number N00014-75-C-0283 and
 
N00173-76-C-0147), and described in the IEEE ISSCC-76 Digest of
 
Technical Papers (pp. 194-95) (6)
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7.2 	Feasibility Demonstrator for Sequential Multiplication
 
with Self-Bias
 
The "Sequential Mulitply", schematically pictured in
 
Figure 36, is designed to demonstrate a four step sequential
 
multiplication of two signals. The exerciser is intended to be
 
a feasibility demonstration unit and as such contains all necessary
 
power supplies and a crystal clock. The control circuitry for the
 
two CCD's and the sequential multiplier is contained on three cir­
cuit boards. One board generates all of the digital control signals
 
Another board contains the regulators that supply the various voltage
 
levels to the CCD and multiplier. The third board is the analog
 
processor.
 
The digital board shown in Figure 37 has a crystal controlled
 
oscillator which provides the basic frequency for the control logic,
 
This frequency is divided by counters B and C. Counter B divides
 
by 12 and counter C by 16. These two counter address 3 PROMs. One
 
PROM (D) provides the timing for the X channel CCD. An identical
 
PROM (E) provides the timing for the Y channel CCD. The
 
waveforms for the X and Y channel PROM are inverted to provide the
 
necessary phase difference between the two channels, The third
 
PROM (F) provides the signals needed to do the clamp, sample. and
 
difference operations in the analog processor. Two signals (that
 
control the inputs to the CCD's) are decoded directly from the
 
counters.
 
All of the control signals from the ROM's are strobed into
 
flip-flops (G,H,J,K,L,M) to remove spikes associated with the decoding
 
in the PROM's. The outputs of these flip-flops go to drivers which
 
convert the logic level signals to higher voltages needed to operate
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The regulator board of Figure 38 contains all of the
 
regulators which provide all of the voltages used by the analog
 
processor board shown in Figure 39. All of the regulators have
 
a variable output voltage and are powered by the two main 20v
 
supplies.
 
The analog processor CAP) board has the two CCD's and
 
the sequential multiplier circuitry. This board also contains
 
the drivers for the signals that come from the digital control
 
board, with passive component carriers illustrated in Figure 40.
 
Each of the two inputs from the front panel to the mul­
tiplier is conditioned before it is fed into a CCD. Each input
 
to the multiplier is passed through a capacitor to remove any
 
DC level associated with it. Two CMOS switches are used to switch
 
between the input and a reference bias for the CCD. This signal
 
is buffered by an op amp and applied to one of the input gates of
 
the CCD. Such initial processing simulates the input processor
 
sections of Figures 31 through 34.
 
Two output taps from each CCD are used in performing the
 
multiplication. One tap from the X channel CCD is used to provide
 
a reference to the virtual-ground source buffer. This signal is
 
conditioned by op amp K. The magnitude and offset of this
 
signal can'be changed by two pots. The gain and offset adjustments
 
to facilitate simulation of both matched and mismatched quiescent
 
points for the triode source and drain buffers. (Due to the Design
 
of the CCD outputs, there are differences in gain and offset voltage
 
between odd output taps and even output taps.) The output of op
 
amp X is fed to the non-inverting inputs of op amps L and M which
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provide virtual-ground nodes for the sources of the multiplying
 
transistors in the manner shown in Figures 3 and 14-a. The
 
signal from the other output tap of the X channel CCD is applied
 
to the drains of the multiplying transistors. The signals from
 
the Y channel CCD outputs are passed through an RC network to
 
introduce a DC offset since "complementary" buffers for multiplier
 
self-bias were not readily available, This provides the needed
 
gate to source bias voltage for the multiplying transistorsa
 
The two current outputs of the multplier are fed to op amps L and
 
M where the current is converted to a voltage. The outputs of
 
these two op amps are feedthrough resistor networks to op amp N.
 
This op amp is set up to eliminate the common mode signal due to
 
the X channel reference and to amplify the difference between the
 
outputs of L and M which represent the product signal.
 
Following op amp N are 2 op amps, 5 switchesr and 3 
capacitors which clamp, sample, and difference the signal and 
store the processed signal on C9. At the beginning of the processing 
sequence, switch F13 is closed and the first product is stored on 
C7 Switch F13 is opened and when the second product is available 
from op am N, the difference of the two products is at the output of 
op amp P. Switches F5 and F12 are closed and the difference of the 
first two products is stored on C . Switch F13 is closed again and 
the third product is stored on C7. With switches P5 and F12 open, 
switch F6 is closed. Switch F13 is opened and when the final product 
is available at the output of op amp N, the difference of the second 
two products is at the output of op amp P and the result of the 
four products is at the output of op amp R. This result is the sum 
of the two differences. Switch G13' is closed and this result is stored 
ill
 
on capacitor C9.w,
This signal is amplified by factor of ten and
 
offset back to ground by op amp T. This signal is available on
 
a connector on the front panel of the exerciser.
 
The multiplier operates best with A drain to source
 
bias of 0 volts. THis voltage may be adjusted by the two pots
 
that control the offset and gain of op amp K, The gate to source
 
bias for the multiplier should be approximately -4 to -7 volts,
 
This voltage can be changed by adjusting the VMG1 and VMG2 pots
 
located on the regulator board, The voltage on the gates should
 
be equal for matched transistors. For poorly matched transistors,
 
this voltage may be adjusted to improve operation. The voltage
 
used-in the clamp/sample circuit should be set to 6 to 7 volts
 
which is half of the voltage to the CMOS switches. The product
 
signal is available on the X Y connector. A sync signal controlled
 
by the internal logic is available to sync an oscilliscope to the
 
internal sampling rate. One demonstration of the multiplier is
 
using sine waves for inputs and observing the sum and difference
 
frequencies at the output. Good results may be obtained by using
 
a sine wave of 1.5v p-p @200 Hz on the X input and 2v p-p @ 1300
 
Hz on the Y input. The effective sampling frequency of the multiplier
 
is approximately 10 KHz so input frequencies whose sum is less than
 
5KHz should be used to avoid aliasing problems. The input signals
 
mentioned are only examples of typical frequencies and amplitudes for
 
this particular hybrid model of the sequential multiplier, due
 
primarily to the electromechanical construction and not limitations
 
from the CCD/MOS circuits used.
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7.3 A 16-Point-Correlator tiybrid Feasibility Demonstrator
 
The objective of the second demonstrator equipment is to model
 
as accurately as practical in hybrid fashion the most attractive "Sum
 
of Products" device based on the results of all the preceding
 
theoretical and experimental investigations, with the constraint that
 
the model be available in approximately four months for test and
 
evaluation during the summer quarter of 1977. The hybrid approach
 
not only permits observation (by monitoring with a scope probe) of
 
every node within the "Sum of Products" device model, but also allows
 
slight extra flexibility in component selection. Furthermore,
 
even minimal monolithic integration of a complete "Sum of Products"
 
device would have required substantially more resources than available
 
for the hybrid model. This situation led to the following rationale
 
and critical design decision concerning the hybrid model.
 
A. Analog Delay Lines With Independent Nondestructive Readout
 
The previous model of the sequential multipiy operator had
 
featured Westinghouse CCD's of the serial in/parallel out configuration
 
with integrated emitter-follower buffers. These 20-tap devices
 
functioned best with fairly complex clock waveforms and initially
 
suffered from a symmetry-induced, odd-even fixed pattern. Since more
 
than ten uniform taps were'needed, a commercially-available 32-tap
 
tetrode-gate bucket-brigade device was selected for the analog delay line,
 
so as to permit comparison of BBD performance with that of CCD's
 
in view of the potential for simpler fabrication, operation, and
 
user interface.
 
113
 
B. Multiplying Elements
 
Even though the very lightly doped CMOS-pentode difference of
 
squares multiplier appears most attractive; such CMOS arrays are
 
not available either commere-i-a-ll-y or internally without the need for
 
some mask set and/or fabrication process development, thereby
 
forbidding their use in the allowed time period. The next most
 
attractive scheme is the doubly balanced MOSFET triode multiplier
 
that needs a nominally identical pair of MOSFET's. Here, fabrication
 
of such-arrays internally promised to-give the desired matched pairs
 
in the allotted time while commercial suppliers asked for much longer
 
delivery times to achieve the target matching. Indeed, when measured
 
at their anticipated quiescent operating points, many of the
 
Westinghouse MOSFET pairs matched to within one percent for "resistance"
 
as measured on transistor curv tracers.
 
C. Buffers
 
The MOSFET arrays of the proper type and size (adequately large
 
relative to the multiplier MOSFET pairs) were readily available
 
commercially and used throughout the hybrid model.
 
D. Sequential Multiply Operator
 
Even though existing Westinghouse CCD's have sufficient flex­
ibility to permit a hybrid model of the monolithic implementation
 
of the sequential multiply operation, a high probability of success
 
in the limited time allocation dictated continued use bf the hybrid
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technique of the first demonstrator because of uncertainty in "debugging"
 
the model of the monolithic sequential operator (not previously
 
executed experimentally).
 
E. Differential Current to voltage Readout (viz. CSRO) Circuit
 
Strict adherence to the circuit "recipe" given in Figures 15-17
 
suggests the use of three more transistors per multiplier comparable in
 
conductance to those in the source-drain buffers plus other smaller
 
MOSFETS. Thus at least sixteen more "DIPS" would have to be added
 
to an already large and crowded hybrid model circuit card. Con­
siderable experience with the bipolar version of the CSRO circuit
 
as well as adequate current handling capability with much fewer
 
"DIPS" dictated the use of the bipolar version of this subcircuit.
 
The preceding critical design decisions were then incorporated
 
into a block diagram essentially identical to Figure 36, except the
 
single multiplier was replaced by an array of 16 multipliers. The
 
circuits and related wiring details are presented in their entirety in
 
the Appendix.
 
7.4 Published Performance Data
 
A partially integrated device 2 with 32 singly-balanced
 
triode pairs was operated at a sampling rate of lOkHz with sinu­
soidal inputs of f 6 kHz and f 7 kHz. The array was operator
D G 
biased using a spectrum analyzer to simultaneously. minimize both input
 
feedthroughs as well as the harmonic distortion. For the array
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operation, the amplitude of the undesired Fourier components fell
 
in the range of 30 to 40 dB below the difference frequency. Adjusting
 
the array data to reflect the average performance per multiplier
 
gives rejections of 10 to 20 dB or equivalently
 
zFd z6 
The triode gate bias was approximately 2.5 to 4.5 volts. The gate 
signal could not be changed without degrading either or r d' result­
ing in C =1 to give an estimated array nonuniformity of AV T 89
 
to 160 mvolts, which agrees with typical MOS array results and
 
supports the claim of equation (54). Furthermore, these results
 
strengthen the questions: Can CTD/MOS triode multiplierarray5 be
 
fabricated to give better performance than the marginal values cited
 
above? If so, what performance and voltage or power levels can be
 
expected?
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In publications. ,by Westinghouse investigatoxsf moxe
 
data was presented 16n; the'problem areas of the basic multiplier
 
building block with emphasis on a serial (or common) technique
 
external to the.parallel array, which could relieve at least
 
one of the severe restrictions implicit in equation C541, Thus,
 
the sequential multiply technique relies on four constituent product
 
currents for each four quadrant multiply which are generated with
 
the same set of MOSFET devices sequentially in time. When these
 
constituent product currents are combined algebraically, the effects
 
of the nonuniform thresholds nominally cancel completely, thereby
 
virtually eliminating the requirement on input feedthrough rejection,­
', as well as reducing drain harmonic distortion (as shown in
 
equations 40 through 45). Other schemes, such as the doubly-balanced
 
-technique already described, also help ease the restriction on
 
harmonic distortion rejection, d '
 
Results of the Westinghouse developments are illustrated
 
in Figures 41 through 43. Figure 41 shows the spectrum from a
 
singly-balanced triode pair before sequential processing. This is the
 
result expected for each singly-balanced triode pair, on the average,
 
before parallel summing and sequential processing (-the latter, to
 
cancel effects of threshold nonuniformities and reduce input feedthroubl,
 
Note here, all published existing partially integrated devices 2,4
 
are equivalent to the parallel summation of a certain number of singly
 
balanced triode pairs. Furthermore, in keeping with CCD compatibility
 
objectives, two similar but not matched MOSFET triodes from an earlier
 
CCD chip test pattern were used to generate the results of Figure 41
 
with the following optimal biases giving the best drain input feed­
through rejection: Yo=VGs=4V., VSB Source Body Bias = 11.8V, VDS=
 
51mV, AVG= 142mV, x=y=200mV (pp.), and y could not be changed without
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Figure 41 	 Spectrum from a Single-

Balanced Triode Pair
 
Before Sequential Processing
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Figure 42 	 Single Multiplier Output
 
Spectra After Sequential
 
Processing (High Resolution
 
Frequency Scan)
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degrading the values indicated in the photobv 0.8 for the 
drain input feedthrough rejection and of r 
d 
rejection.' 
150 for the harmonic 
Despite the less than ideal simulation of nominally­
matched, CCD-compatible triodes, when similar MOSFET doublets were
 
used in the published hybrid model 3, the results shown in Figures
 
42 and 43 were obtained. In the hybrid model the previously
 
described selfrbias scheme was used rather than the select&d bias
 
adjustment used for Figure 41. Due to the nonoptimum biases, the
 
effective array drain input feedthrough re3ection was about -11 to
 
-17 dB for a V of approximately 0.2. Thus, from a rather poor
 
starting point, Figures 42 and 43 show the sequential processor
 
achieved a final input feedthrough rejection of 41 dB for a total
 
compensation or cancellation of threshold nonuniformities of nearly
 
58 dB., by means of a hybrid sequential processor mounted on, conven­
tional wire-wrap boards, and implemented primarily with single
 
chip monolithic bipolar op amps and complementary MOST switches
 
frequently used for special purpose CMOS digital logic, Furthermore,
 
the same data just cited for the output prior to sequential processing
 
also shows a drain harmonic rejection of only 30dB in contrast to the
 
photo of Figures 42 and 43 indicating 41 dB after sequential process'
 
ing. Hence, the sequential multiply operation provides an additional
 
10-dB drain harmonic rejection not present in the triode pair by
 
itself.
 
Even in its initial hybrid implementation; the sequential
 
multiply operation has4-been shown to contribute up to 58-dB additional
 
input feedthrough rejection and up to 10-dB additional drain harmonic
 
119
 
rejection. Due to expected improvements in common-mode rejection,
 
sample and hold retention, and noise immunity, these sequential
 
processor enhancement factors are likely to be larger for a monolithic
 
implementation. Furthermore, Table 4 suggests the use of a doubly­
balanced triode provides another 10-dB of gate harmonic rejection,
 
These improvements in performance may readily be incorporated into
 
the equations (54) to nominally correct them from a singly-balanced
 
triode without sequential processing to the case of a doubly-balanced
 
triode using the sequential multiply operator with the projections
 
listed in Table 3.
 
0C 
Y+V 
(fG- D 
76-1033-PA-IS 
Figure 43 Single Multiplier Output 
Spectra After Sequential 
Processing (Extended Fre-
Quency Scan) 
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 ADDITIONAL FACETS OF THE ANALOG-ANALOG CORRELATOR
 
Some aspects of analog-analog correlators are important
 
when the devices are used to generate convolution/correlation functions,
 
such as data processing speed or the numerical count of multipliers;
 
while others are important for analog matrix arithmetic applications,
 
such as erroneous "fixed pattern" contributions, the adverse affects
 
of which may be diminished for convolution/correlation function ap­
plications by special operational modes. This section describes these
 
additional facets of CTD analog correlators.
 
8.1 	 Fixed Pattern Noise/Errors
 
In most analog signal processing devices, the parallel or
 
simultaneous performance of any function on NOMINALLY identical
 
device elements, with subsequent combination or serial readout, often
 
gives slightly different results from one device to the next due to
 
spatial nonuniformities. For the analog correlator, such nonuniformi­
ties show themselves in two distinct ways: Varying threshold or flat­
band voltages across an array; AND nonuniform "geometric" parameters
 
which involve the local effective widths, lengths, and thicknesses as
 
well as the effective charge mobility at each spatial location within
 
the array. The problem of nonuniform thresholds is best overcome
 
by the sequential multiply operation whereby constituent computations
 
of the true analog multiply are done serially on the same device
 
element (with subsequent combination) which effectively cancels any
 
influence by the threshold voltage on the final result. The sequential
 
multiply technique, however, has no effect on the so-called "geometric"
 
nonuniformities. Consequently, in this section, we analyze the effects
 
of these "geometric" nonuniformities on the performance of the correlator.
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8.1.1 Inpulse Response and Frequency Spectra of Nonuniformities
 
(Or Fixed Patterns)
 
The dat& flow architecture and operating sequences of a few
 
more attractive schemes are illustrated in Figures 44,45, and 46 The
 
architecture of Figure 44 is basically identical to that discussed
 
previously: where a multiplier is associated with one pair of analog
 
delay stages for EACH channel, wherein one of said pair of stages
 
being the nondestructive readout type. This architecture is most
 
closely associated with the operating scheme in which a correlation
 
or convolution function is generated by holding the set of multiplica­
tive weights effectively stationary in their respective analog shift
 
register while the unknown signal slides by the prescribed multipli­
cative weight pattern. In Figures 45 and 46, the correlation function
 
is generated while both analog shift registers uniformly propagate
 
their analog data forward. But now, the analog shift register
 
of one channel has twice as many stages as the other channel, thereby
 
resulting in a data propagation rate (passing by the multiplier cells)
 
of only one-half the rate of the other channel. This gives the effect
 
of data in the singly-sampled register "sliding" by the data in the
 
doubly-sampled register, even though both are advancing with the same
 
dwell time per stage.
 
In summary, in the scheme of Figure 44 the set of multi­
plicative weights appears imbedded in the spatial array during genera­
tion of the correlation function. Thus, if the relative nonuniformity
 
of the kth cell is Ek; the error contribution for the kth cell is
 
given by ek k which remains unchanged for the complete correlation
 
function. On the other hand, the techniques of Figures45 and 46
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Figure 44 REAL TIME CCI) COIURELATION USING SF(UNTTAL MULTTIPLIERS 
WITH SINGLE CCD ADVANCE (WITH STATIONARY WEIGHTS) 
Multiplier Celi Number 
Sample Number 3 2 1
 
IIhIU1o/x,1 1/
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Advance X
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Advance6(* X -- X 2/ OX 
START NEXT CORR'ELATION: - _ -___ 
1 2 1
 
3 2 Y1
 
1 3_
 
OR START REPLICA UPDATE:.______ 
____ 
6 8(A9_ 0/Xx 1 x2ix oix- 3tx1
 
Adane Xleit.,.lnl
 
Y1 3
 
.7 . 01X2 0/X] 0/X2 
OR SARTUPATE2EPLIA 
O/X O/
y3 Y YI 
Y 3Y Y 
] [1 * f .1]. 
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Figure 45 REAL TIME CCD CORRELATION USING SEQUENTIAL MULTIPLIERS 
FOR BATCH PROCESSING OF SIGNALS WITH DUAL UNIFORM SHIFTING
 
Multiplier Cell Number
 
Sample Number 6 5 4 3 2 1
 
10 -0 0 0 0 
- / 3 1 1 1 1 1 1 
Shift -- Shft3[Y  13 Y2 YI Y 
YO/Y3 11Y01/Y Y3 Y13 2 Y2 
2 2 X 1 0 0 0 0 
1 1i 
Shift - 3 2 13 3 2 
3(**) X3 X2 1 0 0 0 
r - y -I 
0/Y *1 Y3 Y Y1 1 Y1 Y1 /Y1 Y Y3 
Shift - ­ 0(**) 0 0X 	 X2 X21 
Shift 	-Y-- 013 Y 1 1 - - 3--­1~"3 1 3 22 1 11 3
 7 0 0 0 0 -EI X 
Y * 	 Y Y Y 3 Y Y Y Y2 Y2 Y Y2hf 1 
Shift --	 -­8 0 0 0 0 0 x2 
* * * * * 
S 2 2 1 3 3 IY3 Y2 Y2 Y2 Y
 
3O21 3 	 N Shift - -y- 2_ Y 2 YI _ _I 
9 X0 0 0 0 0 
* * * * * * 
Y3 Y2 2 Y YI O/Y3 /Y1 Y3 Y 3 Y2 Y2
 
* Indicates Signal/Replica for Next Correlation 
1
 
Yj are Previous Correlation Replica

YJ
 
(**) 	 Outputs at these times give the DELTIC, RING, or CYCLIC corre­
lation, if the Y values below the slash are used. Use of
 
zeroes above the slash gives conventional correlation
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Figure 46 REAL TIME CCD CORRELATION USING SEQUENTIAL MULTIPLIERS 
FOR PROCESSING OF REPETITIVE SIGNALS WITH DUAL UNIFORM SHIFTING 
Multiplier Cell Number 
Sample Number 3 2 1 
1 0 0 
11 
YY 	 2
2 
 Y2 Y2 
Shift 
2 	 x2 X 1 
Shift -
3(* 
Y3 Y3 Y2 
x2 
Y2 
Xl 
y3L 1 3 - Y3 2 Y- 2 
Shift 4(fl) .xI x x 
Y YI Y3 Y3
 
Shift -I 	 I 
5 F 2 	 X x1 
IY2 Y1 YI Y3 Y3
 
Shift 6(**) 	 rX3------- X_ -X 
r - - 	- - -Y_ Y - - - -Y __ 
Y2 Y2 1 1 3 
Shift 
70X3 	 X
 
*1 
Y2 
 Y2 
 YI
 
Shift ­
8 	 0 0 D3 
Y~ ~ 2' 2y 
Shift - * 
9 	 X1 0 0 
Y3 Y2 Y2 Y 2 Y2 
Indicates Signal/Replica for Next Correlation.
 
Y are Previous Correlation Replica.
 
(**) 	 Outputs at these times give the DELTIC,. RING, or CYCLIC corre­
lation; they can be passed over for the conventional correlation. 
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move or convolve the multiplicative weights relative to the spatial
 
location which gives a slightly different spectral treatment to the
 
fixed pattern noise.
 
To simplify the derivation of fixed pattern noise, consider
 
first the impulse respons-e of the device when a unit amplitude impulse
 
propagates through the X-channel CTD. In the ideal case, in the ab­
sence of nonuniformities, the impulse response may readily be written
 
as:
 
tj 
[t-Q'V+x-K) Tj = >Kzi (72)(72)
 
where Tc = clock time, fNYQ = Nyquist Sampling limit = 1/2Tc, T = (N-I)Tc= 
overall shift register delay, f 1= I/T = associated fundamental fre­o 
quency of shift register. If the N discrete sample values for the 
Y-channel are regarded as the values of a repetitive waveform of period 
T which is sampled at the rate fc = i/Tc , the following formulas are 
obtained (where the index and discrete samples are module N): 
4[ CO +CO 
o 0 
0 K -4,
 
result of 1( 
Y(O t I " 'r( 
12 6
 
We may now consider the more realistic case of array non­
uniformities, ek ' for a device operated as shown in Figure 44 with
 
stationary weights to give an ERROR impulse response function:
 
- O &with an associated spectrum of 
For the operating modes of Figures 45 and 46 the error impulse response
 
function is written as:
 
so that Ir 
_exp(-2,"flfN
 
0 -. .. (1o e_ 
iK-= -i­
-Q ' z 
'substitution yields
 
w.,-,,ol._. , v=
 
Such a result is entirely expected: For operation with non-stationary
 
weights, where they convolve in the time domain through all allowed
 
spatial positions, the frequency domain function is related to the
 
direct product of the individual frequency domain functions: The
 
second is the frequency spectrum of the selected weights; while the
 
first is the frequency spectrum of the geometric, fixed pattern errors.
 
8.1.2 Statistical Evaluation for Devices
 
For formula (81) in the case of the nonstationary weights,
 
we see the spectra of the filter and of the fixed pattern errors
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multiply together. This is equivalent to applying the desired filter
 
not only to the input signal but the fixed pattern errors, too. But
 
indeed, there is a more important side effect of this behavior:
 
The geometric fixed pattern errors are probablistic, being described
 
by some multivariate probability density function, p(sie) , which is
 
used to predict such experimentally measured parameters as: 
1) mean error = --k E( k ) 
2) RMS error 2 = E(ek)3 (83) 
3) Error variance = ae2 = E2(1k_-k) 2I = (- (8.) 
We may now apply such a statistical evaluation to our pro­
ceeding error analysis, incorporating a time domain average over a
 
block of data of duration equal to the characteristic repetition time,
 
NTc. We designate <f(t)> = Time average of f(t) over 0 < t < NT.
 
First we consider the case of the stationary weights:
 
or < _K K K=i 
N N ThusII, Yy /I 
and
 
Since C_~~ we findJis VIx a"k)TLI 
EL 1k({>) j=-- k e'- 9'4' which gives the variance: 
K t Ar1
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:i I:'(B6)
 
The impulse response of a filter with uniform weights (that is, h
 
has Y. = 1 for all 1 < k < N) gives an output dependent only on array
 
nonuniformities:
 
IN
Vol(K fl,()>= 
4%4x (87) 
Further assumption that the fixed pattern errors are statistically
 
independent between array spatial locations; that is,
 
we hv Er K-=forK 4 K j flk, 
54 6.(88)Vexr(<> 
This actually follows directly, because <h (t)> has become merely the
 
sum of statistically independent variables, all having the same mean
 
and variance.
 
In reality, of course, some of the factors causing array non­
uniformities are not statistically independent random variables from one
 
spatial position in the array to another; such as dielectric thickness
 
and background/body doping which may vary gradually across a wafer.
 
Consequently, such statistical dependence affects both variance
 
or amplitude of the fixed pattern noise as well as the fine structural
 
details of the spectra. For example, fabrication of a mask set incor­
porating some forms of mirror symmetry may result in an undesirable
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"odd-even" pattern giving an extraordinarily large spectral component
 
directly at the Nyquist sampling limit.
 
We may now consider the case of non-stationary weights:
 
Because the multiplicative weights are convolved through all possible
 
spatial locattons within the array, we may extehd the preceeding develop­
ment for stationary weights by postulating an "effective" frccQ
 
pattern error:
 
~2't)~ - T) f, 0 t:5 NT 
directly resultant from the comparison of the formulas for ii(t) 
and 0 (t). Following the same derivation as before yields: 
J' i or 
-Z 
§ 6 so thatSimilarly P) ZZ 
14t= 
E[( >) [Y~~ §§ which yields the 
=I-ef=, .variance 
N / 
4 i( .V.r@ S - (89) 
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Again, statistically independent errors give the result
 
Vat-(Ctt>)r I''Va( (90) 
Thus, the "effective" error variance from time averaging each multi­
plicative weight over all N spatial positions is reduced by the factor
 
N compared to the case for stationary weights:
 
p1(t>JN'V rI$<A6 ) (91) 
for
 
statistically independent fixed pattern errors.
 
This improvement with non-stationary weights may be explained
 
heuristically: The "effective" error is reduced by the probabilistic
 
cancellation of the various independent random values with some
 
increasing and some decreasing the desired multiplicative value.
 
8.1.3 Further Comparison: Stationary Versus Nonstationary Weights
 
The above discussion covers the multiplicative fixed pattern
 
error noise, but other items are also affected by the selection of
 
stationary versus nonstationary weights, such as errors due to
 
nonuniform leakage, chip architecture (like the number of multiplier
 
cells needed), and the times needed to compute the double-sided
 
correlation functions indicated in Figures 44, 45 and 46 all of which
 
are compared in Table 5.
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Table -: Comparison of "N-Point" Correlator Modes: 
 Stationary Versus Nonstationary
 
ITEM SrATIONARY WEIGIR 
 NONSTATIONARY WEIGHTS
 
Multiplicative Fixed (Array Variance)v(N)o(Single-Point Variance) (Array Variance)(Single-Point Variance)

Pattern Noise 
 Array averaging reduces this (error) noise.
 
Non Uniform Leakage Accumulation of leakage charge during 
 Uniform shifting of weights eliminates

correlation function shifts DC value of 
 nonuniform leakage and associated errors.
 
multiplicative weights.
 
H Analog S/R Stages One pair for each channel. 
 One pair for signal channel,
per Array Multiplier 
 wo pairs for multiplier/replica channel.
 
Signal Process Type Nonrepetitive* (Batch) 
 Repetitive (Cyclic) Nonrepetitive* (Batch) Repetitive (Cyclic)
No. of Multiplier Cells N N 
 2N N
Associated Figure No. 1 1 
 2 3
 
No. of Signal Sample
 
Intervals Needed for:
 
New Signal Only 2N-1 2N-1 
 3N-I 2N
 
Full Update of Signal 3N-2 2N-1 
 3N-1 2N
 
and Multipliers/Replica
 
xA double-sided correlation function 
(as indicated in Figures 44,45,46) has been assumed.
 
First, consider the effects of nonuniform leakage in the
 
analog shift register which stores the set of multipliers. For the
 
case of stationary weights as in Figure 44 the accumulation of
 
nonuniform leakage charge during the computation time for the cor­
relation function is indistinguishable from a change during that
 
computation in the stored value of the multiplicative weights. On
 
the other hand, Figures 45 and 46 feature uniform shifting of both
 
analog shift registers so that leaky spots contribute equal charge
 
quanta to all charge packets; thereby eliminating the nonuniform
 
charges in multiplier values and the resultant errors. But this
 
improved performance does not come without cost.
 
Comparison of Figures 45 and 46 with Figure 44 shows some
 
of the extra elements needed to give the improved performance. Whereas,
 
for the stationary weights mode, each multiplier in the physical
 
array needs one pair of analog shift register stages for each channel
 
(one stage for reference only, the other stage for "reference plus
 
signal") the nonstationary weights mode requires that one of the
 
channels incorporate two such pairs of stages per multiplier in one
 
of the analog shift registers. Although the architecture is somewhat
 
different, the analog sampling rates for both channels for either
 
operational mode stay the same. That is, one channel stores double
 
samples of the weights, for example, while the other channel stores
 
single samples of the signal. Since the two analog delay channels
 
are uniformly shifting at the same rate, the batch of signal samples
 
"slides" by the batch of weights as in Figure 45 Furthermore, in this
 
mode of operation, while the analog sampling of the signal is straight­
forward; providing double samples of the weights for shifting at the
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same rate as the signal introduces a new and different analog input­
interface situation.
 
Some additional differences are included in the lower part
 
of Table 5. For conventional double-sided correlations of non­
repetitive data (as in Figur- 46 ), the use of nonstationary weights
 
requires an array of 2N multipliers to perform an N-point correlation,
 
in contrast to the other schemes which require only N multipliers. Also,
 
more computation time (more shift register advances) is needed for
 
the nonstationary weights scheme.
 
We may summarize the relative merits as follows: It is
 
important to note that computations for analog matix arithmetic
 
(involving specific sums of products) uniquely define the needed
 
products, that is, a single exactly prescribed alignment of the com­
ponents of the analog vectors. Thus analog matrix arithmetic applica­
tions do not allow the choice of using nonstattonary weights versus
 
stationary weights. The impulse responses for uniform weights, hI (t)
 
and 0 (t), however do serve as useful tools to measure the errors
 
due to array nonuniformities and the extent of correlation of those
 
nonuniformities, respectively. Applications involving complete
 
correlation/convolution functions (i.e., time-sequential streams of
 
output data points), in contrast to those for analog matrix arithmetic
 
with a single output in time7 have the option of using nonstationary
 
weights to obtain reduced errors from fixed pattern nonuniformities
 
in array element parameters (including leakage) at the expense of
 
needing somewhat larger arrays and longer processing times. Hence this
 
becomes an important consideration for the period of early development
 
of a fully-integrated, monolithic implementation of an analog-analog
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correlator: The architecture needed for the nonstationary weights
 
scheme for computing correlation functions can easily be used in the
 
stationary weights mode, but the converse is not true; thus suggesting
 
that any developmental chip for demonstrating feasibility of monolithic
 
implementation and featuring the architecture for nonstationary
 
weights operation greatly facilitates actual comparison of the two
 
schemes thereby broadening the spectrum of possible users.
 
8.2 	 Speed/Multiplicity Enhancement by Multiplexing
 
For various applications, either the number of multipliers
 
required or the data processing rate or both may be so high that
 
appreciable degradation of data occurs before the desired multiplication
 
takes place due primarily to poor charge transfer efficiency (CTE).
 
Even with extremely bad CTE, the signal attenuation per stage is so
 
small that geometric pre-emphasis by means of tapering the size of the
 
multiplying element larger, as the signal progresses through the delay
 
line, is not feasible. Furthermore, even if a correlator chip based
 
on floating gates and buried channel CCD were to give good error
 
rejection and a large input dynamic range at very high speeds with
 
large numbers of stages, new application areas most certainly would open
 
with more demanding requirements. Consequently, techniques to multiply
 
the effective speed and number of stages by means of multiplexing
 
deserve some consideration from the outset, if for no other reason
 
than to guarantee that multiplexing is not rendered impossible because
 
of an accidental oversight.
 
The four-step sequential process lends itself naturally to
 
either a 4:1 or 8:1 multiplexing ratio. A likely block diagram for
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4:1 multiplexing of doubly-balanced triodes is illustrated in Figure 47
 
with emphasis on the clocking simplicity due to the symmetric nature
 
bf the sequential multiply. Each "quadrant" of the large composite
 
chip is immediately recognized as the block diagram of Figure 32
 
including charge~coupd-d sequenti&l processor with fully reconstructed
 
output waveforms. Although all quadrants are computing at a quarter
 
of the total data rate, they are phased 90 relative to each other so
 
that a new computation is added into the output at every quarter of
 
the reduced clock rate, i.e., at exactly the total effective data
 
rate. Thanks to the sample and hold output within each constituent
 
subarray (quadrant), the passive output summation scheme illustrated
 
in Figure 48 may be used. Difficulty with such a passive scheme
 
(i.e., no active selective address switching, only pentode current
 
addition) most likely would involve subarray output amplifier matching.
 
Gain matching may be approached by using large dimensions for the
 
MOSFET's. Threshold nonuniformities add to give a constant dc offset
 
which can be removed by a final clamping or dc restoration if ac coupling
 
is not allowed.
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9) SUMMARY AND CONCLUSIONS
 
The information presented in the preceding sections describes
 
almost every important aspect of analog-analog correlators or con­
volvers based on CTD's. An elementary investigation of various mul­
tiplying elements and their marriage with CTD analog delay lines
 
3
'
5 
and partially integrated' 4
 was experimentally verified in both hybrid
 
versions, all of which served very useful functions by demonstrating:
 
1) The successful marriage between CTD's and triode multipliers.
 
2) The need for elaborate routines for operator-controlled
 
off-chip optimal biasing (via spectral analysis), thereby emphasizing
 
the necessity for an on-chip self-bias technique.
 
3) Uncompensated-array error rejection limited by threshold non­
uniformities to give a per multiplier input feedthrough rejection
 
not exceeding 15dB.
 
4)Power levels of three to five milliwatts per buffer.
 
Since the difficulties highlighted by the last three items above had been
 
,anticipated from the outset, contract work was strongly focused on
 
developing solutions to those problems as well as others related to
 
making such devices attractive to users so as to achieve a larger potential
 
market in accordance with the objectives presented in the introduction.
 
As a direct consequence 6f the analog-analog correlator program, many
 
more broadly applicable techniques have been developed and specialized
 
to CTD correlators. A partial list of some of the more significant
 
contributions follows:
 
1) The sequential multiply operation permits the joint operation
 
of arrays of multipliers by providing detailed compensation for array
 
threshold nonuniformities and cancellation for some harmonic distortion,
 
too.
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2) Relaxed fabrication uniformity tolerances for nominally
 
matched circuit elements, because the objective of the nominal
 
matching is merely to help ease the requirements on the serial sub­
traction steps in the sequential multiply operation.
 
3) The sel-f-bias technique provides for the multiplying elements
 
both the needed balanced and biased drives by means of complementary
 
type circuits and reference sources incorporated within the device
 
architecture so as to eliminate the need for operator optimized biasing,
 
while simultaneously enabling essentially identical operation for both
 
analog delay channels.
 
4) A CMOS pentode multiplier cell featuring very low power con­
sumption with reduced sensitivity to bias and threshold problems, but
 
requiring some additional fabrication technology development beyond
 
today's commercial CMOS process.
 
5) Formulas relating correlator design (sizes), operation (biases),
 
and performance (error rejection, power speed) which facilitate trade­
offs or optimizing such devices for the intended user.
 
6) A simplified MOS implementation of a current differencing
 
function capable of providing balanced ac-virtual-ground current-input
 
nodes with optional external dc voltage control and either current or
 
voltage readout.
 
7) A monolithic, MOS/CTD design for the sequential multiply
 
operator,
 
For the most part, these contributions (except numbers 4 and 7
 
above) have been experimentally implemented and feasibility/veracity
 
was demonstrated. Consequently,all the above results may be applied
 
to a typical problem to illustrate how to use the findings of the
 
investigation.
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Suppose an analysis of system requirements shows a need
 
for submegahertz multiply rates with 40dB rejection of input feed­
through and harmonic distortion but also with an input dynamic range
 
L
 
of only 30dB for each multiplier cell in the correlator. Substituting
 
these values into formula (61) yields the result
 
Yo - VT
 
m > 43.9
 
AVT
 
Thus a typical value of Y - VT z 6 volts (as from Table 2) gives
 
m
the fabrication requirement of AVT 0.137 volt, which is quite rea­
sonable. This result is then substituted into equation (60) to 
determine geometric ratios versus current source (CS) drive. For the 
assumption implied in table 2 (i.e., a two volt pinch-off, grounded 
gate) the result becomes I (W/L)B(W/L)Cs!1/2 z 34.2 
(W/L) m 
Since these results so closely approximate the values given in Table 2,
 
we know the doubly-balanced triode multiplier cell just now calculated
 
can handle the deisred multiply rates. Indeed, for the next step of
 
considering power consumption, we take advantage of the similarity
 
between the desired multiplier cell and those described in Table 2.
 
When the architectural requirements of the various multiplier
 
cells are applied to the data of Table 2 and Figure 6 , one obtains
 
the comparison of Table 6. The two doubly-balanced triode multiplier
 
cells are basically the doubly-balanced versions (rather than quadruply
 
balanced) of the circuit of Figure 16 . The difference of squares balanced
 
pentode cell is shown in Figure 33 with buffers like those of Table 2;
 
except the basic follower buffer can be much smaller, since it drives
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Table 6 	Projected Performance Comparison for Correlator Multiplier
 
Cells With 40-dB Rejection of Input Feedthrough and Harmonic
 
Distortion, and 1 MHz Operation.
 
- 3
 
Singular 	MOS Depletion Mode CMOS Depletion Mode P-Channel with 5E14 cm
Technology 

"
Substrate, 5E15 cm 3 Isolation Tub
 
Circuit Configuration Doubly Balanced Triode as per Doubly Balanced Triode Difference of Square
 
Figure 37 as per Figure 37 Balanced Pentodes as
 
per Figure 38
 
Basic Follower Buffer
 
Number needed 3 3 2
 
Voltage supply 5 5 5
 
Current, a 135 135 18
 
Power, mW 2,025 2.025 0.18
 
Complementary Buffer Inverter 	 Complementary Follower Complementary Follower
 
Number needed 2 3 1
 
Voltage Supply 15 7 7
 
Current,a 54 18 18
 
Power, mW 1.62 0.252 0.126
 
Multiplying Element Matched Triode Pair 	 Matched Triode Pair Dual aCS Pentode Pairs
 
Voltage 0 0 15
 
Current,Ua 5
 
Power, mW 0 0 0.150
 
Differential Current to (CSRO Circuit not usable because 15 (per leg) 	 2.5
 
Voltage Circuit it needs CMOS Process) 12 22
 
Incremental Current, Pa 2.25 (2) (7) (0.135)+(12)(0.03)
 
Voltage Supply (2)(7)(0.005)+(22)
 
Power, mW (0.0025)

=2.25 	 0.125
 
Total Power, mW 5.895 4.527 0.581
 
Relative Power 10.1 7.8 1.0
 
only a gate with no current drive or conductance ratio requirements.
 
Likewise the differential current to voltage circuit need only subtract
 
the much smaller pentode "square" currents. Immediately apparent
 
from Table 6 is the effect on power consumption of the requirement by
 
the triode multiplier that the basic follower buffers provide much
 
lower impedance than the triode multiplying elements in order to behave
 
like voltage sources controlling the triode multipliers' source-to-drain
 
voltage.
 
Table 6 shows the difference of squares balanced pentodes
 
multiplier cell to be very attractive for various reasons: Not only
 
is the power consumption much lower than for triode cells of comparable
 
performance, but the required number of transistors and active semi­
conductor area are also substantially less. Another advantage indirectly
 
implied in Table 6 results from the pentode operating mode for every
 
transistor, thereby providing reduced sensitivity in the multiplying
 
function to both bias and threshold changes. On the negative side,
 
the difference of squares balanced pentode multiplier cell involves
 
two uncertainties: First is the fabrication requirement for doping
 
levels substantially below those presently used by commercial suppliers.
 
The second uncertainty is the lack of predictive information or formulas
 
describing the dynamic range of the multiplication function and re­
lating it other parameters (as equations (60) and (61) do for triode
 
multipliers) because of the unavailability of either devices or data as
 
per the specification of Figure 6
 
Table 6 also helps with additional conclusions concerning
 
triode multiplier cells. While CMOS fabrication provides somewhat lower
 
power by virtue of the complementary follower gate buffer, the singular
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MOS approach gives simpler fabrication with some tradeoffs available
 
to lower power consumption. One such compromise is to replace the
 
higher power inverter with a lower power source-follower, which is
 
then likely to require operating the two analog delay channels with
 
different effective biases in order to obtain the minimal biases
 
needed by the multiplier. Another observation which is true for all
 
the schemes shown in Table 6, but which most strongly affects the power
 
consumption of the singular MOS approach, concerns the use or omission
 
of the ion-implant step to give depletion mode operation. Enhancement
 
mode circuitry requires increasing the voltage supply values by an
 
amount equal to the sum of the depletion pinch-off plus enhancement
 
threshold times the number of series transistors so changed. For
 
example, changing from a 2 volt pinch-off to a 2 volt enhancement threshold
 
for a simple inverter of two series transistors gives a probable need
 
to increase the supply voltage by (2)(2+2)=8 volts or more to allow
 
for a larger reverse-bias source-body effect. Finally we note the
 
simplified current differencing technique of Figures 15,16,17 and 18
 
is not practical for singular MOS devices, thereby requiring a more
 
complex approach as indicated in Figure 13.
 
We now summarize the preceding conclusions. For CTD analog­
analog correlators or convolvers, many design rules and formulas as well
 
as new techniques have been developed and experimentally demonstrated.
 
When provided performance requirements, the design formulas give
 
limiting values to key circuit parameters, with allowances incorporated
 
for the specifics of the fabrication process. Consequently, the techniques
 
described herein may be applied to the results of a survey of the
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requirements of potential users of such a device in order to design
 
(or at least specify) one or a limited set of such CTD analog-analog
 
correlator devices, which are attractive to the largest practical
 
market.
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12.0 APPENDIX A
 
A 16-Point - Correlator Hybrid Feasibility Demonstrator
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